An efficient crypto processor architecture for side-channel resistant Binary Huff Curves on FPGA

Umer, U., Rashid, M., Alharbi, A., Alhomoud, A., Kumar, H. and Jafri, A. R. (2022) An efficient crypto processor architecture for side-channel resistant Binary Huff Curves on FPGA. Electronics, 11(7), 1131. (doi: 10.3390/electronics11071131)

[img] Text
309416.pdf - Published Version
Available under License Creative Commons Attribution.

2MB

Abstract

<jats:p>This article presents an efficient crypto processor architecture for point multiplication acceleration of side-channel secured Binary Huff Curves (BHC) on FPGA (field-programmable gate array) over GF(2233). We have implemented six finite field polynomial multiplication architectures, i.e., (1) schoolbook, (2) hybrid Karatsuba, (3) 2-way-karatsuba, (4) 3-way-toom-cook, (5) 4-way-toom-cook and (6) digit-parallel-least-significant. For performance evaluation, each implemented polynomial multiplier is integrated with the proposed BHC architecture. Verilog HDL is used for the implementation of all the polynomial multipliers. Moreover, the Xilinx ISE design suite tool is employed as an underlying simulation platform. The implementation results are presented on Xilinx Virtex-6 FPGA devices. The achieved results show that the integration of a hybrid Karatsuba multiplier with the proposed BHC architecture results in lower hardware resources. Similarly, the use of a least-significant-digit-parallel multiplier in the proposed design results in high-speed (in terms of both clock frequency and latency). Consequently, the proposed BHC architecture, integrated with a least-significant-digit-parallel multiplier, is 1.42 times faster and utilizes 1.80 times lower FPGA slices when compared to the most recent BHC accelerator architectures.</jats:p>

Item Type:Articles
Additional Information:Funding: We are thankful to the support of Deanship of Scientific Research at King Khalid University, Abha, Saudi Arabia for funding this work under grant number R.G.P.2/132/42.
Status:Published
Refereed:Yes
Glasgow Author(s) Enlighten ID:Jafri, Dr Atif
Authors: Umer, U., Rashid, M., Alharbi, A., Alhomoud, A., Kumar, H., and Jafri, A. R.
College/School:College of Science and Engineering > School of Engineering > Electronics and Nanoscale Engineering
Journal Name:Electronics
Publisher:MDPI
ISSN:2079-9292
ISSN (Online):2079-9292
Copyright Holders:Copyright © 2022 by the authors.
First Published:First published in Electronics 11(7):1131
Publisher Policy:Reproduced under a Creative Commons license

University Staff: Request a correction | Enlighten Editors: Update this record