



Cockshott, William Paul, Oehler, Susanne, and Xu, Tian (2014) *Developing a compiler for the XeonPhi (TR-2014-341)*. Technical Report. University of Glasgow, Glasgow

Copyright © 2014 The Authors

A copy can be downloaded for personal non-commercial research or study, without prior permission or charge

Content must not be changed in any way or reproduced in any format or medium without the formal permission of the copyright holder(s)

When referring to this work, full bibliographic details must be given

<http://eprints.gla.ac.uk/93597/>

Deposited on: 23 May 2014

Enlighten – Research publications by members of the University of Glasgow  
<http://eprints.gla.ac.uk>

# Developing a compiler for the XeonPhi

*Paul Cockshott, Susanne Oehler and Tian Xu*

## Contents

1	Features of the XeonPhi . . . . .	2
1.1	Pascal Parallelism Mechanism . . . . .	3
2	The existing targeting mechanism . . . . .	3
3	Vectorisation . . . . .	4
3.1	Vectorisation Solutions . . . . .	5
3.2	Pre-fetching . . . . .	6
4	Glasgow Vector Pascal performance tests . . . . .	8
4.1	Multi-core issues . . . . .	9
4.2	Image scaling . . . . .	9
4.3	Image convolution . . . . .	11
4.4	Accuracy issues . . . . .	12
4.5	Scaling and Convolution with Pre-fetching . . . . .	13
4.6	Fused Multiply-Accumulate . . . . .	14
	4.6.1 Caching . . . . .	14
4.7	Performance comparison with a GPU . . . . .	15
5	Conclusions and Future Work . . . . .	19

## Abstract

The XeonPhi[1] is a highly parallel x86 architecture chip made by Intel. It has a number of novel features which make it a particularly challenging target for the compiler writer. This paper describes the techniques used to port the Glasgow Vector Pascal Compiler (VPC) to this architecture and assess its performance by comparisons of the XeonPhi with 3 other machines running the same algorithms.

This work was done as part of the EU funded CLOPEMA project whose aim is to develop a cloth folding robot. Within the overall context of the project it was necessary to develop a high resolution stereo vision head. This head uses a pair of 16 mega pixels colour cameras with servo controlled pan and tilt units to obtain 3D representations of the cloth, that is to be folded. At the start of the project we used a Java legacy software package, C3D[2] that is capable of performing the necessary ranging calculations. Whilst this gave very accurate measurements, the package had originally been developed to work with standard TV resolution images. When applied to modern high resolution images it was prohibitively slow for real time applications, taking about 20 minutes to process a single pair of images.

To improve performance, a new Parallel Pyramid Matcher (PPM) was written in Vector Pascal[3], using the legacy software as design basis. The new PPM allowed the use of both SIMD and multi-core parallelism[4]. It performs about 20 times faster on commodity PC chips such as the Intel Sandybridge, than the legacy software. With the forthcoming release of the XeonPhi it was anticipated to be able to obtain further acceleration running the same PPM code on the XeonPhi. Hence, taking advantage of more cores and wider SIMD registers, whilst relying on the automatic parallelisation feature of the language. The key step in this would be to modify the compiler to produce XeonPhi code.

## 1 Features of the XeonPhi

The XeonPhi is a co-processor card, with one Many-Integrated-Core (MIC) chip on a PCI board, that plugs into a host Intel Xeon system. The board itself has its own GDDR5 memory. The MIC chip, on the XeonPhi 5110P [5], contains 60 cores, each with its own cache. Each core is in addition 4-way hyperthreaded. Shared coherent access to the caches allows the chip to run a single Linux image. Using the `pthreads` library a single Linux process may fork threads across different cores and sharing the same virtual memory.

The individual cores are a curious hybrid. The chip supports early versions of legacy x86 and x87 instructions equivalent to those supported on the original Pentium processor, except that the basic register architecture is derived from the AMD Opteron with  $16 \times 64$ bit general purpose registers. The Linux image runs in 64bit mode with a modified AMD Application Binary Interface. However, all late model x86 instructions have been elided. There are no MMX, SSE or AVX instructions, nor are registers used for these instruction present. Moreover a number of the now standard x87 instructions like `FCOMI` and `FCMOV`, which date from the late 1990s, are no longer supported.

To make up for these deletions a whole set of new and unique instructions have been added[6]. These resemble AVX instructions by working with SIMD registers and employing a 3 operand format instead of Intel's favoured 2 operand format. However, the binary representation and the assembly syntax are different from AVX. Also SIMD registers are longer, 512 bits verses the 256 bits in AVX. Key features of the new instructions are:

- The ability to perform arithmetic on 16 pairs single precision floating point numbers using a single instruction - this is a simple extension of what AVX can do.
- Individual bits of 16 bit mask registers can be set based on comparisons between 16 pairs of floating point numbers.
- The usage of mask registers to perform conditional writes into memory or into vector registers.
- On the fly conversions between different integer and floating point formats, when loading vector registers from memory.
- Performing scattered loads and stores using a combination of a vector register and a general purpose register.

The last point is the most novel feature of the architecture. Let us consider the following Pascal source code samples:

```
for i:=0 to 15 do x[i]:= b[a[i]];
```

i.e. we want to load `x` with a set of elements of `b` selected by `a`, where `x` and `b` are arrays of reals and `a` is an array of integers. Vector Pascal allows us to abbreviate this to:

```
x:=b[a]
```

The key step, the expression `b[a]` in this can in principle be performed on the MIC as

```
knot k1,k0
1:vgatherdps ZMM0{k1},[r15+ ZMM8*4 ]
jknzd k1,1b
```

We assume that `r15` points at the base address of array `b`. `ZMM8` is a vector register that has been preloaded with `a`, and `ZMM0` is the register that will subsequently be stored in `x`. What the assembler says is

1. Load mask register `k1` with `0FFFFH`.
2. Load multiple words into `ZMM0` from the addresses formed by the sum of `r15` and 4 times the elements of `ZMM8`, clearing the bits in `k1` corresponding to the words loaded.
3. Repeat so long as there are non zero bits in `k1`.

Since the gather instruction will typically load multiple words each iteration, this is considerably faster than the sequence of scalar loads that would have to be generated for other processors when executing the same source line.

## 1.1 Pascal Parallelism Mechanism

The source language, Vector Pascal[7, 3], supports parallelism implicitly by allowing array variables to occur on the left hand side of any assignment expression. The expression on the right hand side may use array variables wherever standard Pascal allows scalar variables, provided that the bounds of the arrays on the left and right hand side of the assignment conform.

The order in which assignments to the individual elements of an array are assigned to is undefined, so the compiler is free to perform the calculations in a data parallel fashion. Pragmatically it attempts, for two dimensional arrays, to parallelise the first dimension across multiple cores, whilst the second dimension is parallelised using SIMD instructions.

## 2 The existing targeting mechanism

The compiler is re-targeted between different machine architectures using the Intermediate Language for Code Generation described in [8]. This language allows a textual description of an Instruction Set Architecture. The architecture description consists of a sequence of typed data declarations for registers and stacks, followed by pattern declarations. These patterns can specify data types, addressing modes, classes of operators or classes of instructions. The type system of ILCG supports vector types and its expression syntax allows the definition of parallel operations over vectors. This is useful in describing the SIMD instruction sets of modern machines.

For each machine the compiler is targeted at, a textual machine description file in ILCG is provided. The ILCG compiler then translates this into a Java class for a machine specific code generator. Suppose we have a description of the Intel AVX architecture in file AVX32.ilc, then processing the latter with the ILCG compiler will produce a file AVX32.java. This contains a class to translate an abstract semantic tree representation of some source programme into semantically equivalent AVX assembler code. When the Vector Pascal compiler is invoked, a compile time flag specifies which translation class is to be used to generate machine code. This approach has been used to target a number of machines[9, 10, 11].

An example of the sort of patterns used in a machine description is the specification of base plus offset addressing on an Intel processor:

```
pattern baseplusoffsetf(basereg r, offset s )
means [+( ^ (r) , s)]
assembles [ r '+' s ];
```

The pattern name is followed by the free variables of the pattern. These variables themselves have pattern names as their types. So for example the pattern `offset` is declared earlier as:

```
pattern labelf(label l)
means [l]
assembles [l];
pattern constf(signed s)
means [const s]
assembles [s];
pattern offset means [constf|labelf];
```

Specifies that an `offset` is either a signed integer or a `label`, the token `label` being a predefined terminal symbol for ILCG, which matches a label node in the abstract semantic tree of the program. The meaning part of a pattern specifies the semantic tree pattern that has to be matched. Ergo, `+( ^ (r) , s)` means match the tree in Figure 1.:




Fig. 1: Example of an ILCG tree, in this case for  $+(^r), s)$ .

A particular example of an ILCG expression this would match could be  $+(^(\text{regEBX}), 20)$ . Note that  $^$  is the dereference operator.

Associated with each pattern there is a variable table that contains the current bindings of the local variables. This contains two rows, one for the tree that has been matched by a pattern variable and the other that contains the equivalent assembler generated by the match.

	r	s
tree matched	$^(\text{regEBX})$	20
assembler output	'ebx'	'20'

The assembler output of a pattern is a string formed by concatenating any string literals with the assembler output of any local variables used in the assembler part of the pattern. The same variable can be used repeatedly in a pattern. In this case the semantic tree for the second and subsequent uses of the variable must be identical to its first/leftmost occurrence. For example in the pattern:

```
instruction pattern
RLIT0(nonmultoperator op, anyreg rm, type t, int sm)
means[(ref t) rm:= op(^rm), (t) const sm]
assembles[ op '␣' rm ', ' sm ];
```

The variables  $t$  and  $rm$  are each used twice, ensuring that it would use the `RLIT0` pattern for the expression `regBL:=+(^regBL), 1)` producing as output `'add bl, 1'`, but it would not allow the pattern to match `regEAX:=+(^regEBX), 1)` since a different register is used on the two halves of that tree.

### 3 Vectorisation

We decided to keep the front end of the Pascal compiler as machine independent as possible, whilst allowing the maximum use of specialist instruction sets. The most important specialisation is the availability of SIMD instructions over various types. Since not all machines support SIMD operations over all types, the front end can query the code generator classes to discover what types are supported for SIMD and what the length of the SIMD registers for these types are. Given an array assignment statement, the front end first generates the tree for a scalar for-loop to perform the requisite semantics. It then checks whether this is potentially vectorisable, and if it is, it checks if the code generator supports SIMD operations on the specified type. In the event that it does, the front end then converts the scalar for-loop into a vectorised for loop before passing it to the back end for code generation.

The checks for vectorisability involve:

1. Excluding statements with function calls, e.g., `a[i]:=ln(b[i])`.

2. Excluding statements in which the loop iterator `i` is not used as the rightmost index of a multi-dimensional array, e.g., `a[i] := b[i, j]`.
3. Excluding statements in which the loop iterator `i` is multiplied by some factor, e.g., `a[i] := b[i*k]`.
4. Excluding statements in which the index of an array is another array, e.g., `a[i] := b[c[i]]`.

These were reasonable restrictions for the first and second generation of SIMD machines, but some of them are unnecessary for more modern machines such as the XeonPhi. In particular the availability of gather instructions means that we do not need to be so restrictive in the forms of access that can be vectorised. One can envisage other machines being built that will allow at least certain functions to be performed in SIMD form.

### 3.1 Vectorisation Solutions

Rather than be faced with the need to have complex machine specific tests and tree transformations in the front end, it was decided to keep a common front end and extend the semantic power of the specification language. This allows the machine specification to describe the sorts of tree transformations that may be needed for vectorisation. Previously ILCG simply performed pattern matching to transform trees into assembler strings. Now it has been upgraded to allow tree  $\rightarrow$  tree transformations before these are mapped into assembler strings.

The extensions made to the ILCG machine description language are:

- Patterns can now be recursive.
- It is possible to invoke a pattern using a parameter passing mechanism that allows pattern variables to be pre-bound.
- Transformer patterns can be defined. Such patterns output a new semantic tree rather than an assembler string.
- Pattern matching can be made conditional on predicates.

As a first illustration let us look at a pattern that will vectorise for loops on the XeonPhi:

```
transformer pattern vectorisablefor (
  any i,
  any start,
  any finish,
  vecdest lhs,
  vectorisablealternatives rhs)
means[
  for (ref int32)i:=start
  to finish
  step 1 do lhs[i] := rhs[i]
]
returns[
  statement(
    for i.in:=+(+(-(*div(
      +(1,-(finish.in,start.in))
      ,16),16),1),start.in),1)
    to finish.in
    step 1 do lhs.in := rhs.in ,
    for i.in:= start.in
    to +(-(*div(
      +(1,-(finish.in,start.in))
      ,16),16),1),start.in)
    step 16 do lhs.out:=rhs.out
```

Tab. 1: Statistics on patterns used to describe the XeonPhi and two earlier architectures.

Type of pattern	XeonPhi	AVX32	IA32
transformer	18	0	0
instruction	320	382	283
alternatives	181	194	149
register	173	250	76
operation	43	46	31
Total lines in machine description	2146	2437	1653

```
)
];
```

The pattern recognises a for loop with steps of 1 and an integer variable as loop iterator. The body of the loop must be a single assignment, whose left hand side is matched by the transformer pattern `vecdest` with the loop iterator passed in as a parameter, and the right hand side matches the transformer pattern `vectorisablealternatives`.

It returns a pair of for loops, the first of which is a scalar one that runs over the residual part of the for loop that will not fit into vector registers. The second is a vectorised loop that moves in steps of 16 and which uses the outputs of the two transformer patterns that were invoked.

As an example of the use of predicates we show the transformer pattern for `vecdest`:

```
transformer pattern vecdest(any i,any r, vscaledindex j)
/* this rule recognises scalar addresses that can
   be converted to vector addresses */
means[(ref ieee32)mem((int64)+(r, j[i]))]
returns[mem(+(j.in,r.in),ieee32 vector(16))]
precondition[ NOT( CONTAINS(r.in, i.in))];
```

Given a memory reference to an `ieee32` scalar it generates a reference to a 16 element vector of `ieee32` at the same address. A precondition is that the base part of the address `r` does not contain the parameter `i`, which will be the loop iterator, this must only occur in the scaled index part recognised by the pattern call `j[i]`. The suffixes `.in` and `.out` in these patterns refer to the tree matched respectively before and after transformation. Another key transformation is the replication of any scalars whose address does not contain the loop iterator:

```
transformer pattern repscalar ( any i,any v)
/* this specifies that any scalar must be
   replicated 16 times in the parallel version */
means[(ieee32)v]
returns[rep(v.in,16)]
precondition[NOT(CONTAINS(v.in,i.in))];
```

The rules for the vectorisation of 32 bit floating point loops for the XeonPhi take up 18 transformer patterns. These patterns include ones that allow the use of non adjacent vector locations which can be exploited by gather instructions.

In addition the machine description includes 320 instruction patterns, which generate assembler code. Some of these patterns can generate multiple alternative machine instructions. This was exemplified by the `RLIT0` pattern shown earlier which can generate `ADD`, `SUB`, `AND`, `OR`, `XOR` instruction in register/literal format. Further statistics on the machine description are given in Table 1.

### 3.2 Pre-fetching

The XeonPhi uses relatively simple in-order cores. Other Xeon models have sophisticated facilities to allow out of order execution of instructions. This permits memory fetches to overlap with execution of subsequent instructions, so long as these are not dependent on the data being fetched. On the XeonPhi, a memory access will hold up the pipeline until the data becomes available. Since there is a significant overhead to accessing the external memory




Fig. 2: Outline of the level 1 cache system. An address consists of three fields, a do not care field of six bits, a line select field and a tag field. When the cache is accessed the line select field identifies a line whose tag is compared to the effective address. If they match the 64 bytes of the data line become available to the memory access instruction. Successive lines of data map areas of address space separated by 64 bytes.

it is desirable that as many accesses as possible are satisfied from the cache. Intel provides special instructions `vprefetch0`, `vprefetch1` that will speculatively load data into the the level 1 and level 2 cache respectively. These instructions are hints to the cache hardware, and will not trigger page faults or exceptions if the address supplied is non resident or protected. In [12] a sophisticated strategy is given for making use of these and of the streaming store instructions. The latter allow writes of complete cache lines to occur without pre-fetching the line before it is written.

We have so far implemented only a simpler pre-fetching strategy. We are producing a compiler primarily for image processing applications. In these we can not assume that memory fetches for vector operations will be aligned on 64 byte boundaries as assumed by the Intel compilers described in [12]. Image processing routinely involves operations being performed between sub-windows, placed at arbitrary origins within an image. In order to support this Vector Pascal allows the applications programmer to define array slices, which in type terms are indistinguishable from whole arrays. At run time an 2D array slice will specify a start address and an inter-line spacing. Aligned arrays will be the exception rather than the rule. This prevents the compiler making use of aligned streaming store instructions and means that vector loads have to assume unaligned data. However it is still possible to fetch ahead each time, one performs a vector load since these will only occur within loops, so that on subsequent loop iterations, data will already have been loaded into the caches. The following sequence illustrates the use of pre-fetching in assembler output of the compiler.

```

vloadunpacklps ZMM1,[ rsi+rdi]
vloadunpackhps ZMM1,[ rsi+rdi+64]
vprefetch0 [ rsi+rdi+256]
vprefetch1 [ rsi+rdi+512]
vbroadcastss ZMM2,[ r8+72]
vmulps ZMM1, ZMM1, ZMM2

```

Note that since the alignment is unknown the compiler has to issue two load instructions : `vloadunpacklps`



followed by `vloadunpackhps` to load into vector register ZMM1 the low and high portions of a 16 float vector (64 bytes) from two successive 64 byte cache lines. This explicit exposure of the cache lines in the instruction set architecture is a new feature for Intel. In previous Intel instruction sets, a data transfer that potentially spanned two cache lines could be performed in a single instruction. For clarification see Figure 2. Let us call the lines accessed by the `vloadunpack` instructions:  $l_0$  and  $l_1$ .

It then issues a prefetch for line  $l_4$  into the level 1 cache, and a prefetch for  $l_8$  into the level 2 cache. The fetch for line  $l_4$  is  $4 \times 64 = 256$  bytes on from the original effective address specified by the sum of `rsi` and `rdi`. The intention is that by the time 4 iterations of the loop have been performed the data for the next iteration will have been preloaded into the level 1 cache.

In the following line a scalar floating point variable is loaded and replicated into all 16 locations in vector register ZMM2, before this is multiplied with ZMM1. This code is generated as part of an expression that multiplies a two dimensional array slice with a constant.

#### 4 Glasgow Vector Pascal performance tests

To assess the performance of VPC on the XeonPhi, two test programs were run on four different architectures, for varying numbers of cores over different sizes of input data and their respective timings results compared. Besides the Intel XeonPhi 5110P coprocessor card, the following architectures were chosen for comparison: an Intel Xeon E5-2620 processor, an AMD FX-8120 processor and a Nvidia GeForce GTX 770 GPU. The details for the different architectures can be seen in 2.

Tab. 2: Specification of Processors Used in the Experiments

Parameter	Intel XeonPhi Coprocessor	Intel Xeon Processor E5-2620	AMD FX-8120 Processor	Nvidia GeForce GTX 770
Cores and Threads	60 and 240	6 and 12 per socket	8 cores (4 modules)	1536
Clock Speed	1.053 GHz	2 GHz	3.1 GHz	1046 MHz
Memory Capacity	8 GB	16 GB per socket	N/A	4 GB
Memory Technology	GDDR5	DDR3	DDR3	GDDR5
Memory Speed	2.75 GHz (5.5 GT/s)	667 MHz (1333 MT/s)	2.2 GHz (6.4 GT/s)	7.0 Gbps
Memory Channels	16	4 per socket	2	
Memory Data Width	32 bits	64 bits		256 bits
Peak Memory Bandwidth	320 GB/s	42.6 GB/s per socket		224.3 GB/s
Vector Length	512 bits	256 bits (Intel AVX)		
Data Caches	32 KB L1, 512KB L2 per core	32 KB L1, 256 KB L2 per core, 15 MB L3 per socket	64 KB L1, 2048 KB L2 per 2 cores (shared), 8 MB L3	64 KB L1/Shared Memory per SMX, 512 KB L2

The test programs were taken from real code used in the parallel pyramid matcher to time two of the critical




Fig. 3: Comparison of performance using semaphores versus busy waiting.

macro operations used in that process. The first test is scaling an image using linear interpolation. The second test consist of applying a kernel to an image, i.e. image convolution. The images are represented as arrays of 32 bit floating point numbers, since repeated blurring and scaling of lower precision representations yields poor results. Five different input image sizes were used: 512 by 512, 768 by 768, 1152 by 1152, 1728 by 1728, 2592 by 2592, 3888 by 3888 and 5832 by 5832 pixels.

For all the non-GPU timings, the processors used the same source code, but with compiler parameters used to select either the Pentium, the AVX or the XeonPhi instruction set. These tests were then compiled and run using a variable number of cores.

#### 4.1 Multi-core issues

The Glasgow implementation of Vector Pascal uses pthreads to support multi-core parallelism over matrices. We found that the thread dispatch mechanism used in the standard multi-core implementations needed a couple of changes to get the best out of the Xeon-Phi.

- The default for the Vector Pascal run-time system is to use thread affinity to tie threads to cores. We found that the XeonPhi, unlike other Intel machines, gives a better performance if thread affinity is disabled. It is not clear if this is a property of the chip or of the version of Linux that runs on it.
- The default task scheduling uses pthread semaphores. We found that on the Xeon-Phi it was more efficient to use spin-locks(busy waiting).

This is illustrated in Figure 3.

#### 4.2 Image scaling

For image scaling the input image was expanded by 50% in its linear dimensions. The inner function used for the Pascal image scaling test is shown in Algorithm 1. This uses arrays `vert` and `horiz` to index the source image array, something which is particularly suited to the gather instructions on the XeonPhi. Thus this example should use vectorised code on the XeonPhi, whereas for earlier Intel or AMD processors the code can not be effectively vectorised.

Figure 4 shows a plot of scaling timings against number of threads used. We can conclude the following from Figure 4:

---

Listing 1: Pascal scaling routine. Note that `iota` is the implicit index vector for the expression, so `iota[0]`, `iota[1]` give the x,y position in the image array.

```

PROCEDURE planeinterpolate ( var a,b:Plane);
var vert,horiz:pivec; vr,hr:pvec;
begin
  new (vert, b.maxrow); new(vr,b.maxrow);
  vert^:=trunc( iota [0] *dy); vr^:=iota [0]*dy -vert^;
  new( horiz,b.maxcol); new(hr,b.maxcol);
  horiz^:=trunc( iota [0] *dx); hr^:=iota [0] *dx-horiz^;
  (* we have computed vectors of horizontal and vertical
  positions in vert and horiz, the horizontal and vertical
  residuals in hr and vr *)
  B [ 0..B.maxrow-1,0..B.maxcol-1]:=
    (A[vert^[iota[0]] ,horiz^[iota[1]]]* (1-hr^[iota [1]])+
    A[vert^[iota[0]] ,horiz^[iota[1]]+1]*hr^[iota [1]] ) *
    (1-vr^[iota[0]])+
    (A[vert^[iota[0]]+1,horiz^[iota[1]]]* (1-hr^[iota [1]])+
    A[vert^[iota[0]]+1,horiz^[iota[1]]+1]*hr^[iota [1]] )
    *vr^[iota[0]];
  dispose(vert);dispose(horiz);dispose(vr);dispose(hr);
end;

```

---




Fig. 4: Log/Log plot of performance using XeonPhi and Xeon 6 core processor for scaling images. The input images were 5832 pixels square. For each processor the maximum number of threads uses was twice the number of physical cores.

Tab. 3: Ratio of XeonPhi to Ivybridge Xeon speeds for different image sizes. 12 threads on Xeon compared to 100 threads on XeonPhi. Numbers > 1 indicate that the XeonPhi is faster.

Image size	Scaling	Convolution
512x512	3.8	0.6
768x768	4.3	0.8
1152x1152	4.9	1.3
1728x1728	5.6	1.8
2592x2592	6.1	1.3
3888x3888	6.6	1.0
5832x5832	7.5	1.2

- When using the same number of threads on a large image the Ivybridge Xeon host processor outperforms the XeonPhi on scaling.
- The XeonPhi however, overtakes the host Xeon once the number of threads is greater than 10. It goes on to achieve a peak performance an order of magnitude greater than the host Xeon.
- The XeonPhi supports hyperthreading and shows a modest performance gain above 60 threads, but this gain is not monotonic, there is a local minimum of time at 100 threads with a local maximum at 120 threads.

Scaling images allows use of the XeonPhi gather instructions. It is a particularly favourable basis on which to compare the XeonPhi with standard Xeons. Table 3 shows that the performance gain on scaling ranges from 3.2 to 5.5.

### 4.3 Image convolution

Convolution of an image by a matrix of real numbers can be used to smooth or sharpen an image, depending on the matrix used. If  $A$  is an output image,  $K$  a convolution matrix, then if  $B$  is the convolved image

$$B_{y,x} = \sum_i \sum_j A_{y+i,x+j} K_{i,j}$$

A separable convolution kernel is a vector of real numbers that can be applied independently to the rows and columns of an image to provide filtering. It is a specialisation of the more general convolution matrix, but is algorithmically more efficient to implement.

If  $\mathbf{k}$  is a convolution vector, then the corresponding matrix  $K$  is such that  $K_{i,j} = \mathbf{k}_i \mathbf{k}_j$ .

Given a starting image  $A$  as a two dimensional array of pixels, and a three element kernel  $c_1, c_2, c_3$ , the algorithm first forms a temporary array  $T$  whose whose elements are the weighted sum of adjacent rows  $T_{y,x} = c_1 A_{y-1,x} + c_2 A_{y,x} + c_3 A_{y+1,x}$ . Then in a second phase it sets the original image to be the weighted sum of the columns of the temporary array:  $A_{y,x} = c_1 T_{y,x-1} + c_2 T_{y,x} + c_3 T_{y,x+1}$ .

Clearly the outer edges of the image are a special case, since the convolution is defined over the neighbours of the pixel, and the pixels along the boundaries a missing one neighbour. A number of solutions are available for this, but for simplicity we will perform only vertical convolutions on the left and right edges and horizontal convolutions on the top and bottom lines of the image. Below we show the algorithm used in Pascal for the parallel convolution of images. Most of the work is done by the function MA5 which assigns to the output image plane acc the sum of the input planes p1 to p5 weighted by the elements of the kernel k;

```

PROCEDURE MA5(VAR acc, p1,p2,p3,p4,p5:plane;k:kernel);
BEGIN
  acc:= p1* k[1] +p2*k[2] +p3*k[3] +p4*k[4]+p5*k[5];
END;

```

The next procedure convolves a plane by applying the vertical and horizontal convolutions in turn. The writetop and writebottom flags indicate if the top and bottom margins are to be written or ignored.

```

PROCEDURE convp(VAR p,T:plane; writetop,writebottom:boolean);
VAR r,c,k,i,lo,hi,bm,tm,mid,l:integer;
BEGIN

```

This sequence performs a vertical convolution of the rows of the plane *p* and places the result in the temporary plane *T*. On successive calls to MA5 the procedure is passed first a set of vertical subplanes offset by one row, and then a set of horizontal subplanes offset by one column.

```

    margin:=(kernel_size div 2);
    (* margin specifies how many rows at top and bottom
       are left out *)
    r:=p.rows; lo := margin; hi:=r-margin;
    MA5(T [lo..hi],p[0..hi-lo+0],p[1..hi-lo+1],p[2..hi-lo+2],
        p[3..hi-lo+3],p[4..hi-lo+4],kerr)
    l:=margin -1;
    if l> T.rows then l:= t.rows;
    for k:=0 to l do BEGIN (* handle top and bottom margin *)
        T[k]:=p[k];
        T[r-k]:=p[r-k];
    END ;
    p:=T;

```

Now perform a horizontal convolution of the plane *T* and place the result in *p*.

```

    c:=p.cols; hi:= c-margin;
    bm:=0;tm:=r;
    if not writetop then bm:=margin;
    if not writebottom then tm:=r-margin;
    MA5(p [bm..tm,lo..hi],t[bm..tm,0..hi-lo+0],
        t[bm..tm,1..hi-lo+1], t[bm..tm,2..hi-lo+2],
        t[bm..tm,3..hi-lo+3],t[bm..tm,4..hi-lo+4], kerr)
    for k:=0 to margin-1 do BEGIN (* left and right margin *)
        p[bm..tm,k]:=T[bm..tm,k];
        p[bm..tm,c-k]:=T[bm..tm,c-k];
    END ;
END ;

```

On image convolution, an operation that can be vectorised well on either and AVX or a Phi instruction set, the performance gain of the Xeon Phi is much more modest than it was for resizing.

If we contrast Figure 4 with Figure 5 we see that the XeonPhi performs worse core for core as compared to the Xeon using vectorised AVX code and the Xeon running scalar Pentium instruction-set code. Even at the optimal number of threads (100) the XeonPhi only slightly outperforms the host processor.

The machines were running the same source code, processed by the same compiler front ends. However, the XeonPhi code is taking advantage of 16 way vectorisation against the 8 way vectorisation on the ordinary Xeon. Against this the XeonPhi runs at half the clock speed of the Xeon and is 4 way hyper-threaded verses 2 way hyper-threaded on the Xeon. A worst case scenario would thus be that a thread on the Xeon would execute 4 clock cycles for every one clock cycle executed by a thread on the XeonPhi. On top of this the XeonPhi core is simpler and has less sophisticated super-scalar features than the Ivybridge Xeon.

We had expected the relative advantage to be greater in the case of image scaling since for this task the XeonPhi can use gather instructions, which are not available on the ordinary Xeon.

#### 4.4 Accuracy issues

During the convolution experiments it was noted that the 32 bit floating point hardware on the MIC did not give identical results when compared to the host Xeon using AVX 32 bit vector instructions. Divergences in the results




Fig. 5: Log/log plot of convolution times on XeonPhi and 6 core Xeon host, against number of threads used. The input images were 5832 pixels square.

of the order of 1 part in 10 million were observed when running the same convolution code. This is despite the order of evaluation of the expressions being the same for the two instruction-sets and equivalent instructions `vmulps`, `vaddps` being used. The only difference is the width of the vectors being operated on.

It would be understandable that 32 bit vector instruction might give a slightly different result from calculations performed on the x87 FPU due to the different precision of intermediate results on the FPU stack versus vector registers [13]. These differences, however, are smaller when the same routines are compiled to use the x87 FPU, presumably because the basic multiply accumulate operations are performed to 80 bit accuracy on the floating point stack. This difference in accuracy, small though it is, is enough to significantly alter the final results of some algorithms - ones that exhibit butterfly effects. For instance it impacts the matching results obtained, if running the PPM on the two different architectures, XeonPhi and host Xeon E5-2620.

Compared with convolution code of the GPU, the results differ from the 8th digits after the decimal. The marginal difference between CPU and GPU is caused by the fact that the precision of 32-bit floating point could only accurately reflects the first seven digits after the decimal.

#### 4.5 Scaling and Convolution with Pre-fetching

Table 4 shows that prefetching actually slowed down performance when using 100 threads. We found that when running with 236 threads (not shown in table), prefetching did produce modest gains for scaling, but for convolution it produced a deterioration in performance even with 236 threads. We thus do not reproduce the results of Krishnaiyer et al [12] who found that pre-fetching was be generally beneficial, including for convolution.

Krishnaiyer et al [12] published their results for the maximal number of threads supported by the hardware. We have found that performance does not necessarily peak at this point. As Figure 5 shows, the peak performance for image convolution occurs at 100 threads after which performance degrades.

Tab. 4: Scaling and convolution timings in milliseconds for 100 threads with different optimisation settings, (1) no optimisation (2) with pre-fetching (3) with loop unrolling + pre-fetching(4) with with Fused Multiply accumulate + loop unrolling + pre-fetching, over square colour images of different sizes represented as single precision floating point numbers.

Image edge	No optimisation	Pre-fetching	Loop Unrolling + Pre-fetching	Fused Multiply Accumulate, Loop Unrolling + Pre-fetching
Scale	Time	Time	Time	Time
512x512	2.6	3.0	2.4	2.6
768x768	4.3	4.9	3.9	3.9
1152x1152	7.5	8.7	6.9	6.6
1728x1728	14.2	17.3	12.9	12.0
2592x2592	28.8	33.6	25.8	24.0
3888x3888	60.0	66.0	53.0	50.6
5832x5832	118.0	153.0	114.0	107.0
Convolve	Time	Time	Time	Time
512x512	3.7	3.3	3.3	3.4
768x768	4.6	4.8	3.9	4.0
1152x1152	6.2	7.4	5.5	5.2
1728x1728	9.4	12.1	8.6	7.8
2592x2592	24.0	35.1	23.2	21.8
3888x3888	65.0	92.0	60.0	59.8
5832x5832	125.0	192.0	115.0	112.0

## 4.6 Fused Multiply-Accumulate

The Xeon Phi has a couple of instructions that perform the calculation  $a := a + b * c$  on vectors of 16 floats. The very high performance figures quoted by Intel for the machine appear to be on the basis of these instructions which effectively perform 32 floating point operations per clock per core. After enabling fused multiply accumulate instructions in the compiler we did see a noticeable acceleration of performance on both our image processing primitives as shown in Table 4.

### 4.6.1 Caching

When convolving a colour image the algorithm must perform  $60 \times 32$  bit memory fetches per pixel: 3 colour planes  $\times$  2 passes  $\times$  (5 kernel values + 5 pixel fetches). We can assume that half these memory access, to the kernel parameters, are almost bound to be satisfied from the level 1 cache, but that means that some 120 bytes have to be fetched from either main memory or level 2 cache for each pixel accessed, so the algorithm is heavily memory-fetch bound. An obvious optimisation is to process the image in slices such that two copies of each slice will fit into the level 2 cache; two copies because the algorithm uses a temporary buffer of the same size. The algorithm shown in section 4.3 is embedded within a recursive routine that, if the working-set needed is greater than `cachesize`, will split the image horizontally and call itself sequentially on the upper and lower halves. Figure 6 shows how the performance in gigaflops varies as the `cachesize` constant is altered. The real size of the level 2 cache of the chip is 30MB. Note that when the `cachesize` constant  $>$  64MB successive halving of the image results is a working set that is too big for the actual cache and performance falls off. When cache size is too small, performance again declines since the number of raster lines in the image slice is too small to provide a balanced workload for 120 threads.

Table 5 shows performance for various image sizes and threadcounts. Note that the gigaflops are non-monotonic with respect to both threads and image size. This is probably an inevitable consequence of running fine grain parallelism on this sort of architecture. For a given application it is likely to be a nice problem to select a




Fig. 6: How performance varies with different maximum working-set limits for the convolution algorithm.

Tab. 5: Convolution timings in seconds and throughput Gflops over squared images of varying sizes with the maximum working set bounded by 48 MB.

Threads	100		120		236	
Image size	Time sec	Gflops	Time sec	Gflops	Time sec	Gflops
512x512	<b>0.003</b>	<b>4.4</b>	0.004	3.8	0.007	2.1
768x768	<b>0.004</b>	<b>8.2</b>	0.004	7.4	0.007	4.5
1152x1152	<b>0.005</b>	<b>13.2</b>	0.005	13.1	0.008	9.3
1728x1728	<b>0.008</b>	<b>20.6</b>	0.008	20.0	0.010	15.9
2592x2592	0.015	24.1	<b>0.015</b>	<b>24.3</b>	0.019	19.1
3888x3888	0.064	12.8	<b>0.062</b>	<b>13.2</b>	0.076	10.7
5832x5832	0.092	20.0	<b>0.091</b>	<b>20.1</b>	0.116	15.8

number of threads and working-set that balance the costs of thread start against what will fit into the cache.

#### 4.7 Performance comparison with a GPU

The GPU scaling program consists of three steps: (1). data is first transferred from host to GPU device memory; (2). then the kernel code is executed on the GPU; and (3). finally the results are transferred back to the host from the GPU device. Compared with the time consumed on transferring between the host and the GPU device, the execution time for GPU kernel is considerably short and could be ignored.

Figure 2 shows an equivalent scaling algorithm in CUDA to run on an Nvidia GPU. The kernel function is in principal invoked in parallel on all pixel positions. On the GPU it is not necessary to explicitly code for the interpolation. Instead CUDA offers a feature called texture memory that allows implicit linear interpolation of a two dimensional array of data. The interpolation is performed when the array is indexed using the `tex2d` function.

Listing 2: CUDA code for the scaling kernel. Note the use of 'texture memory' which can be indexed by real valued coordinates.

```

\\_\\_global\\_\\_ void subsampleKernel(
    float *d_Dst,
    int imageW, ]{
    int imageH,
    float scalefactorW,
    float scalefactorH,

```



```

    int imageW2,
    int imageH2
)
{
    const int ix = IMAD(blockDim.x, blockIdx.x, threadIdx.x);
    const int iy = IMAD(blockDim.y, blockIdx.y, threadIdx.y);
    const float x = (float)ix + 0.5f;
    const float y = (float)iy + 0.5f;
    if (ix >= imageW2 || iy >= imageH2)
    {
        return;
    }
    d_Dst[IMAD(iy, imageW2, ix)] = tex2D(texSrc, x / scalefactorW,
                                        y / scalefactorH);
}

```

The convolution algorithm is more complex than the scaling algorithm. In order to reduce the number of idle threads through tiling tiling is used and, as in the Pascal version, processing is divided into two passes. One pass is performed for each of the two dimensions in a separable image filter. Algorithm 3 shows the row filter part of the convolution algorithm in CUDA to run on an Nvidia GPU. The column filter pass operates much like the row filter pass.

Listing 3: CUDA code for the row filter kernel of convolution.

```

__global__ void convolutionRowsKernel(
    float *d_Dst,
    float *d_Src,
    int imageW,
    int imageH,
    int pitch
)
{
    __shared__ float s_Data[ROWS_BLOCKDIM_Y][ (ROWS_RESULT_STEPS +
                                                2 * ROWS_HALO_STEPS) *
                                                ROWS_BLOCKDIM_X];

    //Offset to the left halo edge
    const int baseX = (blockIdx.x * ROWS_RESULT_STEPS -
                      ROWS_HALO_STEPS) * ROWS_BLOCKDIM_X +
                      threadIdx.x;
    const int baseY = blockIdx.y * ROWS_BLOCKDIM_Y + threadIdx.y;
    d_Src += baseY * pitch + baseX;
    d_Dst += baseY * pitch + baseX;
    int Idx, remainX, tempIdx, tempRm;
    remainX = imageW % (ROWS_RESULT_STEPS * ROWS_BLOCKDIM_X);
    Idx = imageW / (ROWS_RESULT_STEPS * ROWS_BLOCKDIM_X);
    tempIdx = remainX / ROWS_BLOCKDIM_X;
    tempRm = remainX % ROWS_BLOCKDIM_X;
    //Load main data
#pragma unroll
    for (int i = ROWS_HALO_STEPS;
         i < ROWS_HALO_STEPS + ROWS_RESULT_STEPS; i++)
    {
        s_Data[threadIdx.y][threadIdx.x + i * ROWS_BLOCKDIM_X] =
            d_Src[i * ROWS_BLOCKDIM_X];
    }
    //Load left halo
#pragma unroll
    for (int i = 0; i < ROWS_HALO_STEPS; i++)
    {
        s_Data[threadIdx.y][threadIdx.x + i * ROWS_BLOCKDIM_X] =
            (baseX >= -i * ROWS_BLOCKDIM_X) ?
            d_Src[i * ROWS_BLOCKDIM_X] : 0;
    }
    //Load right halo
#pragma unroll
    for (int i = ROWS_HALO_STEPS + ROWS_RESULT_STEPS;

```

```

        i < ROWS_HALO_STEPS + ROWS_RESULT_STEPS +
            ROWS_HALO_STEPS; i++)
    {
        s_Data[threadIdx.y][threadIdx.x + i * ROWS_BLOCKDIM_X] =
            (imageW - baseX > i * ROWS_BLOCKDIM_X) ?
                d_Src[i * ROWS_BLOCKDIM_X] : 0;
    }
    //Compute and store results
    __syncthreads();
    if(blockIdx.x >= Idx && baseY < imageH)
    {
#pragma unroll
        for (int i = ROWS_BLOCKDIM_X * ROWS_HALO_STEPS;
            i < ROWS_BLOCKDIM_X * (ROWS_HALO_STEPS + tempIdx) +
                tempRm; i++)
        {
            float sum = 0;
#pragma unroll
            for (int j = -KERNEL_RADIUS; j <= KERNEL_RADIUS; j++)
            {
                sum += c_Kernel[KERNEL_RADIUS - j] *
                    s_Data[threadIdx.y][threadIdx.x + i + j];
            }
            d_Dst[i] = sum;
        }
    }
    else if (baseY < imageH) {
#pragma unroll
        for (int i = ROWS_HALO_STEPS; i < ROWS_HALO_STEPS +
            ROWS_RESULT_STEPS; i++)
        {
            float sum = 0;
#pragma unroll
            for (int j = -KERNEL_RADIUS; j <= KERNEL_RADIUS; j++)
            {
                sum += c_Kernel[KERNEL_RADIUS - j] *
                    s_Data[threadIdx.y][threadIdx.x + i * ROWS_BLOCKDIM_X + j];
            }
            d_Dst[i * ROWS_BLOCKDIM_X] = sum;
        }
    }
}

```

Figure 7 shows the time taken to perform scaling and convolution against image size for four systems. It can be seen that for larger images convolution takes about the same time whatever architecture we use. For scaling, on which the gather instructions can be used, the XeonPhi shows a considerable advantage over the two AVX machines. Also the XeonPhi performs best on large images.

Since the work to be done scales as the square of the image edge, we would expect that on a Log/log scale the points for each machine should lie on a line with gradient +2. This indeed is almost what we observe for the Nvidia. But the XeonPhi initially has a gradient of substantially less than 2. The XeonPhi has a slope of 1.28, indicating that the machine is more efficient for large images than for small images. How can we explain this?

We attribute it to the overheads of starting large numbers of tasks, which is expensive for small images. The Nvidia, being a SIMD machine does not face this overhead. It can be seen that for larger images we observe a scaling slope closer to 2 for the XeonPhi.

In case of the GPU, theoretically, the transfer time is proportional to the size of data. Specifically, it is assumed that the slope of GPU data in figure 7 equals to 2. However, it has been observed that when the data is too small, the memory bandwidth cannot be used efficiently. Therefore, the theoretical peak bandwidth could not be reached. If the smallest data in rescale test is deleted, the slope could be changed to 1.9696, rather than 1.9448. And if the second smallest data is deleted as well, the slope could be 1.9837, which is closer to 2. Basically, the larger the data size is, the more steep the slope would be, approximated to the rate of 2. Therefore, in conclusion, rescale process would be more efficient when applied to large images.

The GPU bears considerable costs in transferring data from the host machine into graphics memory to perform convolution or scaling. If one has a multi stage algorithm that can avoid repeated transfers of this sort by making use of the graphics memory to store intermediate results, then the GPU is likely to show an advantage over the Xeon Phi. Against this, the retention of a basic x86 architecture on the XeonPhi means that it is possible to port code to it by simply recompiling the same source with a different set of command line flags supplied to the compiler.




Fig. 7: Log/log plot of scaling and convolution times on XeonPhi, Nvidia, AMD 8 core and a Xeon 6 cores, against image edge in pixels.




Fig. 8: Log/log plot of convolution times on XeonPhi and 6 core Xeon host, image size.

## 5 Conclusions and Future Work

The XeonPhi is a challenging machine to target because it combines a high level of SIMD parallelism along with a high degree of thread parallelism. Making the best use of both requires changes to well established compilation techniques. We have described an extended syntax for machine descriptions which allows machine specific vectorisation transformation to be used. Experiments with some simple image processing kernel operations indicate that, where these transformations can be used, the XeonPhi shows a much greater advantage over an Ivybridge Xeon than in other circumstances (Table 3). Overall for floating point image processing operations the XeonPhi shows that it is competitive with more conventional GPU architectures.

The compiler version reported here supports the generation of vectorised for loops. It does this by delegating the vectorisation process to the back end. In earlier releases of the compiler only array expressions were vectorised. We intend to extend this by allowing multi-core parallelisation of for loops as well. Again this had previously only been supported for array expressions.

The extended ILCG syntax that supports automatic vectorisation in the code generator will also be used to update earlier code generators such as that for the AVX instructionset. This will enable vectorisation of standard Pascal for loops on other machines.

The net result will be to allow the parallelisation of a body of Pascal legacy code.

## References

- [1] Chrysos G. Intel Xeon Phi<sup>TM</sup> coprocessor (codename Knights Corner). *Proceedings of the 24th Hot Chips Symposium, HC, 2012*.
- [2] Siebert J, Urquhart C. C3d<sup>TM</sup>: a novel vision-based 3-d data acquisition system. *Image Processing for Broadcast and Video Production*. Springer, 1995; 170–180.
- [3] Cockshott P. Vector pascal reference manual. *SIGPLAN Not.* 2002; **37**(6):59–81, doi:10.1145/571727.571737.
- [4] Cockshott W, Oehler S, Xu T, Siebert J, Camarasa GA. Parallel stereo vision algorithm. *Many-Core Applications Research Community Symposium 2012*, 2012. URL <http://eprints.gla.ac.uk/72079/>.
- [5] Intel Corporation. *Intel Xeon Phi Product Family: Product Brief* April 2014. URL <http://www.intel.com/content/dam/www/public/us/en/documents>
- [6] anon. *Architecture Reference Manual Intel Xeon Phi Coprocessor Instruction Set*. Intel Corp, 2012.
- [7] Turner T. Vector pascal a computer programming language for the array processor. PhD Thesis, PhD thesis, Iowa State University, USA 1987.
- [8] Cockshott P, Michaelson G. Orthogonal parallel processing in vector pascal. *Computer Languages, Systems & Structures* 2006; **32**(1):2–41.
- [9] Cooper P. Porting the Vector Pascal Compiler to the Playstation 2. Master's Thesis, University of Glasgow Dept of Computing Science, <http://www.dcs.gla.ac.uk/~wpc/reports/compilers/compilerindex/PS2.pdf> 2005.
- [10] Jackson I. Opteron Support for Vector Pascal. Final year thesis, Dept Computing Science, University of Glasgow 2004.
- [11] Gdura YO. A new parallelisation technique for heterogeneous cpus. PhD Thesis, University of Glasgow 2012.
- [12] Krishnaiyer R, Kultursay E, Chawla P, Preis S, Zvezdin A, Saito H. Compiler-based data prefetching and streaming non-temporal store generation for the intel (r) xeon phi (tm) coprocessor. *Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), 2013 IEEE 27th International*, IEEE, 2013; 1575–1586.
- [13] Corden MJ, Kreitzer D. Consistency of floating-point results using the intel compiler or why doesnt my application always give the same answer. *Technical Report*, Technical report, Intel Corporation, Software Solutions Group 2009.