Evaluating FPGA-acceleration for real-time unstructured search

Chalamalasetti, S., Margala, M., Vanderbauwhede, W. , Wright, M. and Ranganathan, P. (2012) Evaluating FPGA-acceleration for real-time unstructured search. In: IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS2012), New Brunswick, NJ, USA, 1-3 April 2012. IEEE: Piscataway, NJ, USA, pp. 200-209. ISBN 9781467311434 (doi: 10.1109/ISPASS.2012.6189226)

Abstract

Emerging data-centric workloads that operate on and harvest useful insights from large amounts of unstructured data require corresponding new data-centric system architecture optimizations. In particular, with the growing importance of power and cooling costs, a key challenge for such future designs is to achieve increased performance at high energy efficiency. At the same time, recent trends towards better support for reconfigurable logic enable the use of energy-efficient accelerators. Combining these trends, in this paper, we examine the applicability of acceleration in future data-centric system architectures. We focus on an important class of data-centric workloads, real-time unstructured search, or information filtering, where large collections of documents are scored against specific topic profiles, and present an FPGA-based implementation to accelerate such workloads. Our implementation, based on the GiDEL PROCStar IV board using Altera Stratix IV FPGAs, demonstrates excellent performance and energy efficiency, 20 to 40 times better than baseline server systems for typical usage scenarios. Our results also highlight interesting insights for the design of accelerators in future data-centric systems.

• Item Type: Book Sections
• Status: Published
• Glasgow Author(s) Enlighten ID: Vanderbauwhede, Professor Wim
• Authors: Chalamalasetti, S., Margala, M., Vanderbauwhede, W., Wright, M., and Ranganathan, P.
• College/School: College of Science and Engineering > School of Computing Science
• Publisher: IEEE
• ISBN: 9781467311434