Programmable analog VLSI architecture based upon event coding

Koickal, T.J., Hamilton, A. and Gouveia, L.C. (2007) Programmable analog VLSI architecture based upon event coding. In: NASA/ESA Conference on Adaptive Hardware and Systems, Edinburgh, UK, 5-8 Aug 2007, pp. 554-562.

Full text not currently available from Enlighten.

Publisher's URL: http://dx.doi.org/10.1109/AHS.2007.88

Abstract

A programmable analog array inspired from neuronal spike event coding is presented. A configurable event block forms the basic building block of the programmable array. The internal circuit schematics of the event block is presented. The event blocks in the array are programmed to perform as functional circuit blocks for neuromorphic and classical computations. A programmable array chip with 10 event blocks is fabricated using Austria Microsystems 0.35 mum CMOS technology to demonstrate the functionality of the circuits in silicon.

Item Type:Conference Proceedings
Keywords:Austria microsystems CMOS technology, CMOS analogue integrated circuits, classical computations, configurable event block,field programmable analogue arrays, neural chips, neuromorphic computationa, neuronal spike event coding, programmable analog VLSI architecture, programmable analog array,programmable array chip,size 0.35 mum
Status:Published
Refereed:Yes
Glasgow Author(s) Enlighten ID:Gouveia, Mr Luiz
Authors: Koickal, T.J., Hamilton, A., and Gouveia, L.C.
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
College/School:College of Science and Engineering > School of Engineering > Electronics and Nanoscale Engineering
Publisher:IEEE

University Staff: Request a correction | Enlighten Editors: Update this record