



University
of Glasgow

Moran, D.A.J. and Hill, R.J.W. and Li, X. and Zhou, H. and McIntyre, D. and Thoms, S. and Droopad, R. and Zurcher, P. and Rajagopalan, K. and Abrokwah, J. and Passlack, M. and Thayne, I.G. (2007) Sub-micron, metal gate, high- κ dielectric, implant-free, enhancement-mode III-V MOSFETs. In, *37th European Solid State Device Research Conference (ESSDERC 2007), 11-13 September 2007*, pages pp. 466-469, Munich, Germany.

<http://eprints.gla.ac.uk/4020/>

Deposited on: 10 March 2008

Sub-micron, Metal Gate, High- κ Dielectric, Implant-free, Enhancement-mode III-V MOSFETs

D. A. J. Moran, R. J. W. Hill, X. Li, H. Zhou, D. McIntyre, S. Thoms, R. Droopad*, P. Zurcher*, K. Rajagopalan*, J. Abrokwah*, M. Passlack* and I. G. Thayne

Department of Electronics & Electrical Engineering
University of Glasgow,
Glasgow, United Kingdom
Email: d.moran@elec.gla.ac.uk

* Freescale Semiconductor Inc.
Tempe, Arizona 85284,
U.S.A.

Abstract—The performance of 300nm, 500nm and 1 μ m metal gate, implant free, enhancement mode III-V MOSFETs are reported. Devices are realised using a 10nm MBE grown Ga₂O₃/(Ga_xGd_{1-x})₂O₃ high- κ ($\kappa=20$) dielectric stack grown upon a δ -doped AlGaAs/InGaAs/AlGaAs/GaAs heterostructure. Enhancement mode operation is maintained across the three reported gate lengths with a reduction in threshold voltage from 0.26 V to 0.08 V as the gate dimension is reduced from 1 μ m to 300 nm. An increase in transconductance is also observed with reduced gate dimension. Maximum drain current of 420 μ A/ μ m and extrinsic transconductance of 400 μ S/ μ m are obtained from these devices. Gate leakage current of less than 100pA and subthreshold slope of 90 mV/decade were obtained for all gate lengths. These are believed to be the highest performance sub-micron enhancement mode III-V MOSFETs reported to date.

I. INTRODUCTION

Future scaling of CMOS in accordance with Moore's Law and to meet the demands of the ITRS roadmap will require various non-traditional CMOS solutions such as high- κ dielectrics, metal gates and high mobility channels [1,2]. Interest has recently focused on germanium and III-V based material systems as likely p-channel and n-channel solutions, due to their high intrinsic hole and electron mobilities respectively. Specifically, device modeling of III-V based MOSFETs through Monte Carlo simulation has demonstrated higher drive current for a given supply voltage compared with equivalent geometry Si MOSFETs [3]. In the past, the ability to reap the benefits of the high mobility III-V system for n-MOS applications has been hampered by the lack of a device quality gate oxide [4,5]. Recent work utilizing an MBE grown Ga₂O₃/(Ga_xGd_{1-x})₂O₃ dielectric stack (GGO) on GaAs however has demonstrated interface state densities sufficiently low to unpin the Fermi level at the oxide/semiconductor interface [6-8]. This gate stack technology, in conjunction with a suitably engineered underlying III-V layer structure, can be combined to realise enhancement mode III-V MOSFETs.

This work is supported by the UK Engineering and Physical Sciences Research Council (Grant No GR/S61218/0) and the Scottish Funding Council.

II. METHODOLOGY

The III-V MOSFETs of this work use the "implant-free" architecture [7] shown schematically in Fig 1. The structure contains a modulation-doped, high mobility channel, surrounded by larger bandgap barriers. The carriers are thus well confined, providing charge control within the channel comparable to that achieved in ultra-thin body SOI MOSFETs. In the access regions which act like shallow source/drain extensions in conventional MOSFETs, the carriers are supplied to the channel from the ohmic contacts and the doping plane. Thermal budget constraints associated with efficient activation of implanted extensions are thereby overcome. The doping arrangement ensures that the access regions on either side of the gate have low resistance and the channel within the gate region is depleted by the work-function of a metal gate. This results in the positive threshold voltage required for E-mode digital applications, and simplified bias circuitry for analogue and RF components.




Fig. 1. δ -doped III-V MOS heterostructure device concept: A quantum well and subsequent device channel is formed in the layer with smaller bandgap than adjacent barrier layers. Carrier population of the channel is provided by δ -doping in barrier layers both above and below the channel. A gate metal with sufficiently high work function ensures depletion of channel within gate region with zero applied gate bias.




Fig. 2. Material layer structure used for MOSFET realisation.

III. PROCESS

The device heterostructure and subsequent 10nm GGO layer were grown using a dual chamber (MBE) system on a 3-inch semi-insulating GaAs substrate as detailed in [9]. The complete layer structure is shown in Fig. 2. A 10nm $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ layer forms the compressively strained high mobility device channel. The surrounding GaAs/AlGaAs layers confine and separate channel carriers from the upper and lower δ -doped layers, reducing remote Coulomb scattering and maximizing channel mobility. MOSFET devices were realised using a two level fabrication process: Initially the gate level (Pt/Au) is defined, followed by the ohmic contact level (Ni/Ge/Au). To avoid the complication of an isolation process, a “wrap-around” gate design was adopted with which the gate contact completely encircles the drain contact. Pt was chosen as the gate contact metal due to its large workfunction. Both gates and ohmic contacts were written by electron beam lithography and subsequent metallisation patterned by the lift-off process. Prior to ohmic contact metallisation, the GGO dielectric layer was removed in the area to be metallised by wet chemical etching. Annealing of the ohmic contacts at 430C for 60s was performed post metallisation to induce alloying and form a low resistance ohmic contact to the heterostructure 2-DEG. Ohmic contact and sheet resistance figures of $0.4 \Omega/\text{mm}$ and $550 \Omega/\square$ respectively were extracted using the Transmission Line Method (TLM). Source-drain ohmic contact separation was set to $1.7\mu\text{m}$ for the 300nm and 500nm gate length devices, and $2.7\mu\text{m}$ for the $1\mu\text{m}$ gate length. Gates were defined mid-source-drain gap for all devices.

IV. RESULTS

DC measurements of completed devices were performed using an Agilent 4155 semiconductor parameter analyzer. Typical output characteristics ($I_d:V_{ds}$ for given V_{gs}) for each

device gate length are shown in Fig. 3. $1\mu\text{m}$ and 500nm gate length devices had source-drain bias swept from 0 to 2V, which was reduced to 1.7V for the 300nm gate device due to the onset of impact ionization beyond this voltage. Gate bias was increased in 0.2V steps from 0 to +2V for each device.

Positive threshold voltage (defined at $I_d = 1\mu\text{A}/\mu\text{m}$) and hence enhancement mode operation was confirmed for the three different gate length devices upon comparison of their transfer characteristics ($I_d:V_{gs}$ for fixed V_{ds}) shown in Fig. 4. For each device, V_{gs} was swept from -0.2V to +2V, and a constant V_{ds} of 2V applied for the $1\mu\text{m}$ and 500nm gate devices, and 1.7V for the 300nm gate devices. Threshold voltage values of +0.26V, +0.16V, and +0.08V were obtained for the $1\mu\text{m}$, 500nm and 300nm gate devices respectively.




Fig. 3a. Output characteristics for $1\mu\text{m}$ gate length MOSFET with V_{ds} swept from 0 to +2V, and V_{gs} stepped 0.2V from 0 to +2V.




Fig. 3b. Output characteristics for 500nm length gate MOSFET with V_{ds} swept from 0 to +2V, and V_{gs} stepped 0.2V from 0 to +2V.




Fig. 3c. Output characteristics for 300nm gate length MOSFET with V_{ds} swept from 0 to +1.7V, and V_{gs} stepped 0.2V from 0 to +2V.




Fig. 4. Transfer characteristics for 300nm (continuous), 500nm (dash) and 1μm (dot) gate length MOSFET. V_{gs} swept from -0.2 to +2V, with V_{ds} constant at 2V for 1μm/500nm gate devices and 1.7V for 300nm gate devices.

The resistance of the DC probes used for device measurement was de-embedded to extract the extrinsic transconductance ($g_m: V_{gs}$ for fixed V_{ds}) curves for each device (Fig. 5). Reduction of the device gate length from 1μm to 300nm produces an increase in the peak transconductance, coupled with a narrowing of the transconductance spread vs. gate bias. The gate bias at which the maximum transconductance occurs also reduces with reduced gate dimension. Peak g_m figures for devices were 310 $\mu\text{S}/\mu\text{m}$ for the 1μm, 355 $\mu\text{S}/\mu\text{m}$ for the 500nm, and 400 $\mu\text{S}/\mu\text{m}$ for the 300nm gate devices. Additionally, gate leakage current from devices did not exceed 100pA, demonstrating the electrical integrity of the 10nm GGO dielectric layer across the presented bias range. Subthreshold slope was extracted from the subthreshold $I_d: V_{gs}$ response to be $\sim 90\text{mV}/\text{decade}$ for each of the presented gate lengths.




Fig. 5. Transconductance curves for 300nm (continuous), 500nm (dash) and 1μm (dot) gate length MOSFET. V_{gs} swept from -0.2 to +2V, with V_{ds} constant at 2V for 1μm/500nm gate devices and 1.7V for 300nm gate devices.

V. DISCUSSION

Comparison of the results for the 1μm, 500nm and 300nm gate length devices indicates similar maximum drain current, gate leakage current and subthreshold slope. A reduction in threshold voltage and an increase in transconductance are also demonstrated as the physical gate length is reduced. Due to the varied source/gate separation for each of the 3 gate lengths however, the intrinsic transconductance must be extracted for each device to allow a direct comparison of their performance. Intrinsic transconductance curves are extracted by de-embedding the source access resistance using the expression:

$$g_{m-int} = \frac{g_{m-ext}}{1 - g_{m-ext} R_s}$$

where g_{m-int} is the intrinsic transconductance, g_{m-ext} is the extrinsic transconductance i.e. measured, and R_s is the source resistance. The magnitude of the source resistance is calculated as the sum of the contact resistance plus the lateral resistance of the access region. Using an ohmic contact resistance of 0.4 $\Omega/\mu\text{m}$ and sheet resistance of 550 Ω/\square (obtained from the TLM data mentioned above), source resistances were calculated to be 0.87 $\Omega/\mu\text{m}$ for the 1μm, 0.73 $\Omega/\mu\text{m}$ for the 500nm, and 0.78 $\Omega/\mu\text{m}$ for the 300nm gate length devices. The resulting gate bias dependent intrinsic transconductance is shown in Fig 6. A similar trend is observed between extrinsic and intrinsic transconductance traces (Fig. 5. and Fig. 6.) where increased transconductance results from reduced gate length. This is indicative of non-equilibrium transport effects which are predicted to lead to high drive currents in suitably scaled sub-100 nm gate length devices [3].

Peak intrinsic transconductance values along with threshold voltage as a function of gate length are summarised in Fig. 7.




Fig. 6. Intrinsic transconductance for 300nm (continuous), 500nm (dash) and 1 μ m (dot) gate length MOSFET. V_{gs} and V_{ds} indicate applied i.e. extrinsic bias.




Fig. 7. Threshold voltage and intrinsic transconductance vs. gate length

The observed value and shift in threshold voltage with gate length provides information about the scalability of this device structure. The reduction of threshold voltage with gate length suggests a limit of ~ 200 nm gate length for enhancement mode operation for the layer architecture of Fig 2. Below this dimension, modification of the material structure, most likely a reduction in the thickness of the 10nm GGO dielectric layer, thinning of the barrier layer above the channel and a modification to the doping strategy will be required for well scaled sub-200 nm gate length devices.

VI. CONCLUSION

300nm, 500nm and 1 μ m gate length enhancement mode, implant free III-V MOSFET device performance is reported. Enhancement mode operation is maintained across the three gate lengths with a reduction in threshold voltage from +0.26

V to +0.08 V as the gate dimension is reduced from 1 μ m to 300 nm. An increase in transconductance is also observed with reduced gate dimension. Maximum drain current of 420 μ A/ μ m, gate leakage current of less than 100pA and subthreshold slope of 90 mV/decade were obtained for devices along with extrinsic transconductance of 400 μ S/ μ m. The gate length dependence of intrinsic transconductance suggests the onset of non-equilibrium transport effects for the smaller gate lengths, as predicted in the past by simulation. The impact of gate length on threshold voltage suggests a modification of the device design will be essential for the realisation of sub-100nm gate length devices to fully exploit the high mobility channel III-V materials. Nevertheless, we believe these to be the highest performance sub-micron enhancement mode III-V MOSFETs reported to date which show significant promise as a future aggressively scaled nMOS solution.

ACKNOWLEDGMENT

The authors wish to thank the technical support of the James Watt Nanofabrication Centre at the University of Glasgow and by Freescale's Physical Analysis Laboratories, Motorola's Physical Technologies Laboratory within the Embedded Systems Research Center of Excellence, and by K. Johnson and M. Miller.

REFERENCES

- [1] Moore, G. E., Cramming more Components onto Integrated Circuits. *Electronics*. 1965, 38(8).
- [2] *Process Integration, Devices, and Structures*, in *International Technology Roadmap for Semiconductors*. 2005, ITRS. p. 11.
- [3] K. Kalna, J. A. Wilson, D. A. J. Moran, R. J. W. Hill, A. R. Long, R. Droopad, M. Passlack, I. G. Thayne, and A. Asenov, Monte Carlo simulations of high performance implant free $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ nano-MOSFETs for low-power CMOS applications, *IEEE Trans. Nanotechnol.* 2007, 6, p. 106-112.
- [4] Becke, H., R. Hall, White, J., Gallium arsenide MOS transistors. *Solid-State Electronics*, 1965. 8(10): p. 812-818.
- [5] Mimura, T., Fukuta, M., Status of the GaAs metal-oxide-semiconductor technology. *Electron Devices*, *IEEE Transactions on*, 1980. 27(6): p. 1147-1155
- [6] Passlack, M., Development methodology for high-k gate dielectrics on III-V semiconductors: $\text{Gd}_x\text{Ga}_{0.4-x}\text{O}_{0.6}/\text{Ga}_2\text{O}_3$ dielectric stacks on GaAs. *Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures*, 2005. B23, p. 1773-1781.
- [7] Passlack, M., Rajagopalan, K., Abrokwhah, J. K., Droopad, R., Implant-free high-mobility flatband MOSFET: principles of operation. *Electron Devices*, *IEEE Transactions on*, 2006. 53(10): p. 2454
- [8] Rajagopalan, K., Droopad, R., Abrokwhah, J., Zurcher, P., Fejes, P., Passlack, M., 1 μ m Enhancement Mode GaAs N-Channel MOSFETs With Transconductance Exceeding 250 mS/mm. *Electron Device Letters*, *IEEE*, 2007. 28(2): p. 100
- [9] R. Droopad, K. Rajagopalan, J. Abrokwhah, and M. Passlack, "Gate Dielectric on Compound Semiconductors by MBE," *J. Vacuum Science & Technology B*, 2006, B24, 1479 - 1482.