

Agostini, N. B., Haris, J., Gibson, P. , Jayaweera, M., Rubin, N., Tumeo, A., Abellán, J. L., Cano Reyes, J. and Kaeli, D. (2024) AXI4MLIR: User-Driven Automatic Host Code Generation for Custom AXI-Based Accelerators. In: International Symposium on Code Generation and Optimization (CGO) 2024, Edinburgh, United Kingdom, 02-06 Mar 2024, pp. 143-157. ISBN 9798350395099 (doi: <u>10.1109/</u> CGO57630.2024.10444801)

This is the author version of the work. There may be differences between this version and the published version. You are advised to consult the published version if you wish to cite from it: https://doi.org/10.1109/CGO57630.2024.10444801

https://eprints.gla.ac.uk/311284/

Deposited on 11 December 2023

Enlighten – Research publications by members of the University of Glasgow <u>http://eprints.gla.ac.uk</u>

# AXI4MLIR: User-Driven Automatic Host Code Generation fc

Abstract—This paper addresses the 1 efficient generation of host driver co 2 AXI-based accelerators targeting linea 3 important workload in various applic: 4 learning and scientific computing. V 5 focused on automating accelerator pr 6 has been paid to the host-accelerator introduces AXI4MLIR, an extension 8 framework designed to facilitate the 9 host-accelerator driver code. With no 10 transformations, AXI4MLIR empower 11 erator features (including their instruct 12 patterns and exploit the host memory h 13 AXI4MLIR's versatility across differen 14 problems, showcasing significant CPU ( 15 (up to 56%) and up to a  $1.65 \times$  speed. 16 optimized driver code implementations 17 link will be included for the camera re-18 Index Terms-MLIR, AXI, Compile 19

# I. INTRODUCTI

Given the diminishing performa 21

20

today's general-purpose computing [1], there has been re-22 newed interest in exploring custom hardware accelerators. 23 Accelerators can support architecture-level optimizations that 24 can increase the performance and efficiency of key appli-25 cations [2], [3], [4], [5], [6], [7]. One important class of 26 applications that can benefit from accelerators is tensor algebra 27 processing, which is widely used in the domains of machine 28 learning, scientific computing, and data analytics [8], [9], [10]. 29 Tensor operations tend to be computationally intensive and 30 require high memory bandwidth, making them suitable for 31 specialized hardware implementations. Automated tools have 32 been proposed [11], [12], [13], [14] to help explore new 33 classes of custom domain-specific accelerators targeting tensor 34 computations, and are currently the best path available to 35 obtain performance gains in scientific workloads and machine 36 learning applications. 37

However, designing and fully exploiting custom hardware 38 accelerators for tensor operations is not a trivial task. When 39 co-designing these devices, we need to generate efficient ar-40 chitectures, and we must optimize the communication between 41 the host CPU and the accelerator. In particular, the host-42 accelerator interaction involves several aspects, including data 43 transfers, synchronization, and the accelerator's control flow. 44 These aspects depend on the characteristics of the host CPU 45 microarchitecture, the host-accelerator interface, the accelera-46 tor design, and the application code. Manually rewriting the 47 host driver code for each accelerator and application scenario 48 can be very tedious and error-prone. Furthermore, most of 40



Fig. 1: Typical host-accelerator system design, highlighting (blue color) relevant parameters that should be considered for efficient generation of hostaccelerator communication code.

50

52

53

54

55

56

57

58

59

60

62

63

64

65

66

67

68

69

70

the prior work proposing new accelerators [15], [16], [17], [18], [19] only considers a simple offload model or assumes 51 that the required data is already placed in the accelerator's internal buffers, falling short in providing insights into how host-to-accelerator transfers should be performed or generated. Additionally, complex accelerators, exemplified by Google's TPUs and Nvidia's GPUs, benefit from large teams that can collaboratively engineer dedicated compilers to address some of these issues. However, smaller development teams may lack expertise or available time resources to invest in compilers. Consequently, custom accelerator designers typically implement driver code and instruction streams manually to validate 61 and deploy their designs for a subset of synthetic workloads.

To implement or generate efficient host-to-accelerator communication, we argue that it is necessary to consider all major features of a System-on-Chip (SoC). Figure 1 highlights a typical system using an AXI [20] interconnection between the CPU and a custom accelerator, which is a common choice in many designs [21]. To drive the accelerator effectively, the host-code implementation should exploit features regarding the CPU, the interconnect, and the accelerator (see Figure 1).

To effectively consider each of the key system features 71 described in Figure 1 while also delivering efficient and 72 automated CPU-accelerator driver code generation, we 73 propose AXI4MLIR, an extension to the MLIR compiler 74 framework [22] that enables efficient and automated CPU-75 accelerator driver code generation for accelerators targeting 76 linear algebra applications. AXI4MLIR takes a high-77 level application description in the MLIR's linear algebra 78 (linalg) abstraction [23] as input and introduces custom 79 MLIR attributes to describe the target accelerator capabilities. 80 These attributes provide accelerator-specific information to 81

custom transformation passes that can effectively specialize 82 and generate accelerator-aware host driver code. Our 83 extensions facilitate hardware-software co-design by allowing 84 developers to automatically generate driver code with varying 85 configurations, more easily explore their design space, and 86 use the designed accelerator in applications that can be 87 compiled with the MLIR framework. The contributions of 88 this work include the following: 89

- · New MLIR attributes that provide a standardized and 90 extensible approach to represent accelerators that can 91 implement a range of linear algebra algorithms supported 92 by the MLIR *linalg* abstraction. 93
- Automated generation of efficient driver code for custom 94 accelerators leveraging AXI-based interfaces in host-to-95 accelerator communication. 96
- The ability to describe and explore accelerator-specific 97 tiling and dataflow strategies for the target linear algebra 98 operation, which can improve computation efficiency 99 within the accelerator and reduce data movement over-100 heads between the accelerator and CPU. 101

An analysis of our compiler optimizations on a suite 102 of benchmarks representing key linear algebra applica-103 tions, demonstrating the effectiveness of our approach 104 in achieving significant performance gains (up to  $1.65 \times$ 105 speedup and 56% fewer cache references) when com-106 pared to optimized manual driver code implementations. 107

While leveraging the new attributes of AXI4MLIR, our 108 user-directed host code generation is entirely automated by 109 the compiler. This provides a significant advantage in terms 110 of productivity and maintainability. 111

# 112

128

# II. BACKGROUND

A. MLIR 113 MLIR is a compiler infrastructure framework that facilitates 114 the creation of domain-specific compilers by providing code 115 generators, translators, optimizers, and the infrastructure to 116 define subsets of operations that expose well-defined language 117 abstractions [22], [24]. Notably, MLIR offers support for 118 compilation from various frontends into its infrastructure, 119 encompassing frameworks such as TensorFlow, PyTorch, and 120 ONNX, as well as languages like Fortran, C, and Mojo. 121 In MLIR, a group of operations modeling an abstraction 122 is called a *dialect*. Dialects are self-contained intermediate 123 representations (IRs) and follow the language rules of MLIR's 124 meta-IR, enabling the framework to have multiple dialects 125 coexisting in the same MLIR file. This approach promotes 126 the reuse of already defined abstractions and associated tools, 127

enabling intra- and inter-dialect transformations. In support of the underlying algorithms and kernels used 129 by many machine learning frameworks (e.g., TensorFlow 130 and PyTorch), MLIR offers a linear algebra dialect called 131 linalg that exposes (named) operations such as convolu-132 tions, matrix multiplications, and others. Operations expressed 133 in higher-level dialects can target linal operations and 134 leverage all subsequent transformations supported by linalq 135

```
#matmul trait = {
  indexing_maps = [
    affine_map<(m, n, k) -> (m, k)>, //
    affine_map<(m, n, k) \rightarrow (k, n)>, // B
    affine map<(m, n, k) \rightarrow (m, n) >
  iterator_types = [
     "parallel", "parallel", "reduction"],
func.func @matmul call(...)
  linalg.generic #matmul trait
    ins (%A, %B : memref<60x80xf32>, memref<80x72xf32>)
     outs(%C : memref<60x72xf32>) {
     bb0(%a: f32, %b: f32, %c: f32):
%0 = arith.mulf %a, %b : f32
%1 = arith.addf %c, %0 : f32
       linalg.yield %1 : f32 }
  return }
```

# (a) Linalg Abstraction with generic operation.

```
func.func @matmul call(...) {
    // Declare constants %c0 %c1 %c4 %c60 %c72 %c80 ..
    scf.for %m = %c0 to %c60 step %c4 { // Tiling by 4,4,4
      scf.for n = c0 to c72 step c4 {
        scf.for %k = %c0 to %c80 step %c4 {
            Grab handle for the sub-tiles:
          %sA = memref.subview %A[%m, %k] [4, 4] [1, 1] : ...
          $sB = memref.subview %B[%k, %n] [4, 4] [1, 1] : ...
          $sC = memref.subview %C[%m, %n] [4, 4] [1, 1] : ...
          // Matmul computation of a 4x4x4 tile:
          scf.for %mm = %c0 to %c4 step %c1
            scf.for %nn = %c0 to %c4 step %c1
              scf.for %kk = %c0 to %c4 step %c1 {
                %3 = memref.load %sA[%mm, %kk] : !mr4x4_0
                %4 = memref.load %sB[%kk, %nnl : !mr4x4 1
                 %5 = memref.load %sC[%mm,
                                           %nn1
                                                :
                                                  !mr4x4 1
                 %6 = arith.mulf %3, %4 :
                %7 = arith.addf %5, %6 : f32
                memref.store %7, %sC[%mm, %nn] : !mr4x4 1
19
    } } } } }
20
    return }
```

(b) Structured Control Flow (SCF) Abstraction with tiling. Fig. 2: MLIR representations of a Matrix-Matrix Multiplication Operation in different abstractions.<sup>1</sup>

and lower-level abstractions. Figure 2 presents an MLIR 136 matrix-multiplication (MatMul) implementation in different 137 abstractions.<sup>1</sup> The operation is initially represented using 138 a linalg.matmul and subsequently undergoes conversion, 139 transformation, and lowering by the compiler. In Figure 2a-140 L11 and L17, the linalq.matmul is converted into a 141 linalg.generic. The linalg.generic is a core MLIR 142 operation that can represent most of the linalq named ops, 143 by careful selection of its operation trait<sup>2</sup> - indexing\_maps 144 (L2), iterator\_types (L7) -, and kernel (L24 to L27). 145 Finally, the generic operation can be converted into a tiled 146  $(4 \times 4 \times 4)$  implementation of the MatMul (Figure 2b) using 147 the structured control flow (scf) dialect. When supporting 148 an accelerator that can process a MatMul<sub>4x4x4</sub> operation <sup>3</sup>, 149 the code in Figure 2b-L11 to L19, has to be replaced by the 150 runtime library calls that drive the accelerator. 151

1) MLIR Memory References: Within MLIR, memory 152 buffers exist as N-dimensional (rank=N) memory references, 153 or memrefs. Our proposed AXI4MLIR DMA runtime library, 154 presented in Section III-A, supports bidirectional data move-155 ments between memrefs and memory-mapped buffers (raw 156 pointers), while respecting strides, sizes, and dimensions. Ac-157

<sup>&</sup>lt;sup>1</sup>We intentionally omit some MLIR code, such as constant declarations in the form of %cX=arith.constant X:i32, for the sake of brevity.

<sup>&</sup>lt;sup>2</sup>See *linalg.generic* in https://mlir.llvm.org/docs/Dialects/Linalg

<sup>&</sup>lt;sup>3</sup>A 2D MatMul operation is MatMul<sub>MxNxK</sub>: C(M,N) = A(M,K) x B(K,N)

158 cessing the elements of an MLIR memref requires accessing

the values in the equivalent C struct of Figure 3. Specializing

the code for specific sizes and strides is an important proposed

<sup>161</sup> optimization to leverage spatial locality and minimize control-

<sup>162</sup> flow instructions, as we will observe in Section IV.

1	typedef struct	[
2	float *alloca	ed; // For deallocation
3	float *aligne	d; // Base address
4	size_t offset	: // Offset in # of elements
5	size_t size[N	; // One size per dim
6	size_t stride	[N]; // One stride per dim
7	}	

Fig. 3: The underlying data structure of a rank==N MLIR memref buffer.

# 163 B. AXI Interface

194

Efficiently using the interconnect between the CPU and 164 the accelerator can significantly impact the overall system 165 performance. As part of our framework, we consider a widely 166 adopted bus interface in digital electronics design deployed 167 on SoC and Field-Programmable Gate Array (FPGA) designs, 168 namely Advanced eXtensible Interface (AXI) [20]. AXI pro-169 vides a flexible and scalable solution for integrating custom 170 accelerators into a system. 171

The AXI interface provides a simple mechanism to enable 172 data transfers between the CPU cores and other devices. Using 173 AXI, the AXI-Stream (AXI-S) interface allows the developer 174 to quickly transfer [25] a variable-size burst of data to and 175 from the accelerator in a FIFO-like manner, enabling the 176 accelerator to consume/store the data as needed, in a streaming manner. Within SoCs, the CPU host code controls either a 178 single or multiple Direct Memory Access (DMA) engines (see 179 Figure 1). These engines are responsible for initiating and 180 handling data movement requests between the main memory 181 and the accelerator. Additionally, the data regions in the main 182 memory need to be accessible to the accelerator via the AXI-S 183 interface. Therefore, the host code needs to allocate input 184 and output memory buffers using the *mmap* function, which 185 guarantees that only the current process has access to the 186 specific regions of memory. The host code is also required 187 to prepare/pack the input data into the data format that the ac-188 celerator requires (e.g., row-major, interleaved data elements, 189 etc.). Our approach within AXI4MLIR is to use MLIR - the 190 compiler - to generate the host code to interface with the 191 accelerator, while taking advantage of the full capabilities of 192 the target accelerator. 193

# III. AXI4MLIR

To support efficient host code generation for AXI-based 195 custom accelerators, we extended the MLIR framework with 196 the added capabilities presented in Figure 4. After the custom 197 accelerator is designed and the host CPU system is selected, 198 the user creates a configuration file with the host CPU system 199 details (e.g., number and size of the caches), and with a 200 high-level description of the accelerator capabilities (i.e., sup-201 ported operations and dimensions), the available opcodes, and 202 possible opcode flows (1). This information is parsed (2) by 203 the compiler, and used to find (3) suitable linalg.generic 204



Fig. 4: AXI4MLIR Compiler Flow. The numbered elements are the contributions of this work.

operations with the desired operation traits (algorithm imple-205 mented, previously shown in Figure 2a-L1 to L9), that can be 206 executed on the accelerator. These operations will require host-207 accelerator driver code generation. Subsequently, with user-208 provided information on the total size of the CPU caches, the 209 compiler transforms the code to efficiently exploit the CPU 210 memory hierarchy and the accelerator size (4), performing the 211 appropriate set of tiling transformations to leverage temporal 212 locality in the CPU caches and to map the problem on the ac-213 celerator. In the final step, the compiler generates the runtime 214 calls (5) that leverage the accelerator features based on user-215 directed dataflow description (e.g., avoiding redundant host-216 accelerator data transfers when the algorithm and accelerator 217 functionality allows). 218

The following sections discuss the class of supported accel-219 erators and the key features of our AXI4MLIR DMA library. 220 We provide details on how to describe new accelerators, 221 introducing linalg.generic trait extensions, a new MLIR 222 dialect that provides support for runtime call replacement of 223 opcodes and data transfers, and some key optimizations that 224 can be performed (depending on the available features of the 225 host system and the custom accelerator). 226

227

# A. The Custom AXI DMA Library

The AXI4MLIR DMA library (6) (Figure 4) exposes low-228 level DMA calls working at privileged level to enable data 229 movement between the main memory and the accelerator. We 230 designed this library to be lightweight (55 bytes in size for our 231 target ARM SoC), so that it can be deployed on both resource-232 constrained and non-constrained systems. It can also be exe-233 cuted by bare-metal systems. During the compilation process, 234 the AXI runtime issues calls to initialize the DMA engine(s) 235 before entering the computation kernel of the workload. First, 236 a library call initializes the DMA engine, mapping memory for 237 the input and output buffers which act as temporary staging 238 buffers between the CPU and the accelerator. 239

After DMA initialization, the accelerator is accessible via 240 AXI-based data transfers. Any data that needs to be transferred 241 to the accelerator during workload execution is first copied 242 to a DMA input buffer. This staging copy acts as a packing 243 optimization (similar to [26]), contributing to an increased 244 cache-hit ratio during communication. Then, the AXI "send" 245 function call requests the DMA engine to start the data transfer 246 and waits for it to finish. Note that the data that is sent to the 247 accelerator can be either accelerator instructions or raw input 248 data that needs to be processed. Similarly, AXI4MLIR gener-249 ates "recv" function calls to wait for computation completion 250 and to obtain output data from the DMA output buffer. 251

In Section III-C, Figure 9 presents the lowering of dif-252 ferent high-level operations into our DMA library calls. 253 254 copy\_to\_dma\_region(...) implements data movement from a memref to the DMA-accessible memory region 255 intended for transmission to the accelerator. The offset 256 argument allows for efficient batching of different data 257 transfers after computing the total length and execut-258 ing a single "send" operation. Appropriate offset values 259 prevent overwriting existing data in the DMA region. 260 dma\_start\_send(...) instructs the DMA engine to trans-261 mit a size of X bytes to the connected accelerator, com-262 mencing from a specified offset within the DMA space 263 allocated. dma wait send completion (...) instructs the 264 CPU to wait for the DMA's signal informing the transaction's 265 completion. When receiving data from the accelerator, we first 266 have to wait for the data to be placed in the DMA-accessible 267 memory so it can be copied back into a memref. 268

#### **B.** Supported Accelerators 269

In matrix-multiplication and similar algorithms, the term 270 stationary refers to a slice of data that can be reused across 271 many iterations of an algorithm's computation. A stationary 272 strategy attempts to maximize data reuse and minimize data 273 movement, which can greatly benefit accelerators that require 274 efficient memory accesses. We want to enable the programmer 275 to easily control accelerators that support *stationary* flows. 276

Next, we discuss the types of accelerators that AXI4MLIR 277 can support. Then we propose a standardized approach to 278 concisely define the class of supported accelerators in a 279 configuration file. Finally, we show how the AXI4MLIR parser 280 is able to take user-defined configurations, extract essential 281 attributes of the target accelerator, and populate a trait speci-282 fication to guide our MLIR compiler transformations. 283

1) Accelerator Designs: The AXI4MLIR compiler trans-284 formations support linear algebra kernels implemented as ac-285 celerators using the AXI interconnect. In addition, the AXI-S 286 data transfers within AXI4MLIR facilitate support for accel-287 erators that use a micro-ISA (Instruction Set Architecture) 288 with opcodes, which consist of instructions that the host-289 CPU sends to the accelerator. Generally, the following three 290 actions are used to categorize the actions within an instruction: 291 send, compute, and receive. Any accelerator's instructions that 292 require external communication (i.e., data transfers or activa-293 tion/reset/configuration of accelerator compute modules) can 294

be completed by issuing a combination of these three actions. 295 In addition, each action can have additional meta-data (e.g., 296 opcode literal, data, length, dimensions, and indexes), which 297 is used to guide compiler transformations during accelerator 298 host code generation. Further, specific traits of the accelerator 299 - such as internal buffer space (or accelerator tile sizes), and 300 data types - are supported and must be defined within the 301 accelerator configuration file. 302

```
{"cpu" = { "cache-levels": [32K,512K],
            "cache-types": [data, shared]
  'accelerators" = [
   { "name": ..., "version": x.x, "description": ...,
     "dma_config" : {...}, "kernel": "linalg.matmul",
     "accel_size": [4,4,4], "data_type": int32,
     "dims": ["m", "n",
     "data": { "A": [m,k], "B": [k,n], "C": [m,n]},
     "opcode_map" : "<opcode_map string - see IV-D>"
"opcode_flow_map" : { "flowID01" :
             <opcode flow string - see IV-D>", ...}
     "selected_flow" : "flowID01" }]}
```

10

11

12

Fig. 5: Accelerator and CPU configuration file.

2) Accelerator Configuration File: Once an AXI-based 303 accelerator is fully designed, the accelerator developer can 304 quickly integrate it with our AXI4MLIR compiler transfor-305 mations by providing Accelerator and Host information (1) 306 (Figure 4) through a configuration file for the new acceler-307 ator and the target host system. Figure 5 shows a sample 308 configuration file defined in the standard JSON format. For 309 the accelerator, the developer must specify the accelerator's 310 architectural features, e.g., supported tile sizes, data type, 311 and input and output data with related dimensions. Addi-312 tionally, the developer should describe any micro-ISA that 313 the accelerator can execute. The developer should define 314 "opcode IDs", captured by the "opcode\_map string", which 315 are comprised of actions to describe the memory operations 316 and related data transfers. Finally the developer should define 317 the possible "opcode flow IDs" and select the desired flow 318 for the particular operation. The configuration file does not 319 capture the internal behavior of the accelerator, which has 320 been the focus of other works [12], [15]; instead, we seek 321 to optimize the communication with the accelerator. Thus the 322 configuration file contains information about the I/O interface 323 for sending data and instructions to the accelerator. Similar to 324 the accelerator information, the CPU information, shown in 325 Figure 5-L1 to L2, needs to contain basic architectural details 326 such as the number and size of caches. 327

3) Configuration Parsing: The parser implemented in (2)328 (Figure 4) is responsible for providing the information from 329 the configuration file to the MLIR IR and the AXI4MLIR 330 transformation passes. To this end, the kernel and cache 331 information, paired with a simple heuristic that identifies the 332 dimensions of the target MLIR operation, are used to schedule 333 tiling transformations (Figure 4 - (4)) that leverage the CPU 334 memory hierarchy sizes and increase temporal locality of 335 the memory accesses. Additionally, the parser validates the 336 opcode\_map and the user selected opcode\_flow, which 337 are then translated into new MLIR attributes to the target 338

```
#matmul accel trait = {
    dma_init_config = {
                                id = 0x0,
      inputAddress = 0x42
                                inputBufferSize = 0xFF00,
      outputAddress = 0xFF42.
                               outputBufferSize = 0xFF00 },
       Opcodes sent once. Tokens defined in opcode_map.
    init_opcodes = init_opcodes < (reset) >,
    accel_dim = map<(m, n, k) -> (4, 4, 4)>, // Tiling
    // Permutation and who can be stationary.
    permutation_map = affine_map<(m, n, k) -> (m, k, n)>,
    opcode_map = opcode_map < // Valid Opcodes
               = [send_literal(0x22), send(0)],
      sΑ
                 [send_literal(0x23), send(1)],
      sB
      сС
               =
                  [send literal(0xF0)],
      rC
               = [send_literal(0x24), recv(2)],
      sBcCrC
               = [send literal(0x25), send(1), recv(2)],
      reset
               = [send literal(0xFF)] >,
    // Flow to implement. Tokens defined in opcode map.
    opcode_flow = opcode_flow < (sA (sBcCrC)) > // As
    // Example of other
                             < ((sA sB cC) rC) > // Cs
25
            valid flows
                             < (sB sA cC rC) >
                                                // Ns
  3
26
```

14

18

20

24

(a) New Attributes for Accelerator Description.

```
i func.func @matmul_call(...) {
    // Declare constants (loop bounds and literals): %cX, ...
     accel.dma init(%c0,%c66,%c65280,%c65346,%c65280) : ...
    accel.sendLiteral(%c0xFF, %c0) : i32,i32->i32 // reset
     // Tiling by 4,4,4
     scf.for %m = %c0 to %c60 step %c4 { // first loop
      scf.for %k = %c0 to %c80 step %c4 { // second loop
%sA = memref.subview %A[%m, %k] [4, 4] [1, 1] : ...
         %offset0 = accel.sendLiteral(%c0x22,%c0):i32,i32->i32
         accel.send(%sA, %offset0) : !mr4x4_0, i32 -> i32
scf.for %n = %c0 to %c72 step %c4 { // innermost
            %sB = memref.subview %B[%k, %n] [4, 4] [1, 1] :
            %sC = memref.subview %C[%m, %n] [4, 4] [1, 1] :
            %offset1 = accel.sendLiteral(%0x25,%c0): ...
14
            %offset2 = accel.send(%sB, %offset1) :
                                  !mr4x4_0, i32 -> i32
            accel.recv {mode="accumulate"}(%sC, %c0) :
                                  !mr4x4 0, i32 -> i32
18
    } } } } }
     return }
```

#### (b) IR to drive the MatMul accelerator with an A-stationary flow.

Fig. 6: Information added to the linalg.generic traits to capture accelerator behavior in MLIR and IR with accel operations.

linalg.generic operation trait. Their syntax and function-339 ality are described in Section III-C. 340

4) Supported Systems: Our work is focused on SoCs with 341 accelerators connected to ARM CPUs via an AXI-S intercon-342 nect. AXI4MLIR seamlessly integrates with a diverse set of 343 Xilinx platforms, though we also anticipate similar applicabil-344 ity to other FPGA-SoC devices. Changing the cross-compiler 345 would allow support for other processors. Adapting our DMA 346 library implementation to other standards would be required 347 to support other types of interconnects. AXI4MLIR currently 348 supports AXI-Stream accelerators, which do not communicate 349 via direct memory requests. Thus, AXI4MLIR does not require 350 support for host-accelerator coherence protocols, since the host 351 manages the DMA engine transfers. 352

#### C. MLIR extensions and optimizations 353

To implement match and annotate operations for runtime 354 replacement (3) (Figure 4), and to offload the computation 355 onto the accelerator, we implemented passes to identify the 356 target algorithms supported by the accelerator and extended 357 the linalg.generic operation trait with additional infor-358 mation, as shown in Figure 6a. In particular, we introduced 359

```
1 opcode dict ::=
        `opcode_map``<` opcode_entry (`,` opcode_entry)* `>`
  opcode_entry ::= (bare_id | string_literal) = opcode_list
4 opcode_list ::= `(`opcode_expr (`,`opcode_expr)*`]`
5 opcode_expr ::= `send` `(`bare_id `)`
                       `send_literal` (` integer_literal`)`
`send_dim` (` bare_id `)`
`send_idx` (` bare_id `)`
                                 `(` bare_id `)
                        'recv'
```

Fig. 7: Opcode Map Syntax. A dictionary for accelerator opcodes and actions.

### 1 opcode\_flow\_entry ::= `opcode\_flow` `<` flow\_expr > 2 flow\_expr ::= `(` flow\_expr `)` | bare\_id (` ` bare ` bare id) \*

Fig. 8: Opcode Flow Syntax. The sequence of opcodes to implement a specific dataflow of host-accelerator communication.

two new types of attributes to MLIR, opcode\_map and opcode\_flow, which follow the syntax described in Figure 7 and Figure 8, respectively. We elaborate more on each attribute in the operation trait below.

360

361

362

363

364

379

380

381

382

## **Extensions to linalg.generic traits:**

- dma\_init\_config: defines the parameter values used to 365 configure a DMA engine associated with a specific accelerator. 366 If multiple or different accelerators are present, they would 367 have different values in this field. Figure 6a-L2 to L4 show 368 the available parameters. The code generated for the DMA 369 initialization is executed by the CPU only once per application. 370 - init\_opcodes: defines a flow of opcodes that should be 371 sent to initialize or reset the accelerator for a new kernel 372 execution. During application runtime, these opcodes are sent 373 N times, where N is the number of kernels in an application 374 that can be mapped onto the custom accelerator. In Figure 6a-375 L7, we define that the reset opcode must be included to support 376 the described accelerator. The opcode's functionality is derived 377 from the opcode\_map parameter below. 378

accel\_dim: defines the size of the accelerator for each dimension of the implemented algorithm. Figure 6a-L9 shows an example, specifying that the accelerator supports a tiled MatMul<sub>4x4x4</sub> version of the implemented algorithm.

- permutation\_map: defines the order in which nested loops 383 execute. In Figure 6a-L12, we switch the order of the two 384 innermost loops, potentially enabling the data structure that 385 uses [m,k] indices to be stationary, as the other data structures 386 are streamed in/out of the accelerator. In our MatMul example 387 (Figure 2b), this enables an A stationary dataflow (Figure 6b). 388 - opcode\_map: describes accelerator opcodes as key-value 389 pairs. Following the syntax scheme shown in Figure 7, the 390 key, or opcode\_entry, is an identifier that maps to a list of 391 actions, or *opcode\_list*, which represents sequential memory 392 operations that have to be performed to drive the acceler-393 ator. Each action, or opcode\_expr (send, send\_literal, 394 send\_dim, send\_idx, recv), implements different types 395 of copies to/from the DMA memory-mapped region. The 396 send and recv actions take an input. The input is a num-397 ber that is used to represent one of the arguments to the 398 linalg.generic operation, e.g., 0, 1, or 2 would map to 399 A, B, or C, respectively, in the MatMul example (Figure 2a-400 L12-13). During code generation, this information is used 401 to copy the needed tile to the memory-mapped region. For 402



Fig. 9: Semantics and lowering of accel operations.

example, Figure 6a-L15 shows an opcode with identifier "sA"
that issues copies to the accelerator for the *literal* value 0x22
and then for the *data* associated with the tile of argument 0.
Furthermore, send\_dim and send\_idx can be used to send
tile dimensions or tile indices, which could be used to drive
more complex accelerators. Subsequent text will refer to an
opcode\_entry, such as "sA", simply as opcode.

\_ opcode\_flow: represents valid opcode/data transfer flows 410 and respects the syntax scheme shown in Figure 8. Figure 6a-411 L23 shows an example, which defines an input A stationary 412 (associated with argument 0) valid flow implemented with 413 two opcodes, using the identifiers defined in the opcode\_map. 414 Additional valid examples for *output C stationary* and *nothing* 415 stationary flows are shown in lines 24 and 25 of Figure 6a. 416 The information in opcode\_flow is parsed and the set of 417 parentheses is understood as a proxy to specify multiple scopes 418 for sequential or nested for loops in the algorithm. Following 419 this flow, logic related to "sA" would be transmitted inside of 420 the second loop (Figure 6b-L8 to L10), and logic related to 421 "sBcCrC" would appear in the innermost loop (Figure 6b-L12 422 to L18). Suppose the user decides to forego the opportunity 423 to specify *input* A as stationary, then the opcode flow could 424 become "(sA sB cC rC)", and all communication driver logic 425 would be generated in the innermost loop. 426

The accel dialect: Before generating function calls for 427 runtime replacement to the DMA runtime library (described 428 in Section III-A), we perform host code transformations (5) 429 (Figure 4) by lowering the linalg.generic operation, with 430 the proposed trait, to standard MLIR dialects (scf. arith, 431 memref) and a new dialect that we call accel. Operations in 432 the accel dialect abstract host-accelerator transactions, such 433 as initialization, memory transfers, and synchronization. Fig-434 ure 9 presents the core accel operations and their semantics, 435 providing examples of how these operations map onto our 436 custom AXI DMA library calls. Additionally, Figure 6b shows 437 how the accel operations are used in our MatMul example. 438 Note that it is easier to perform analysis and transformations 439

of operations when they are expressed in our accel dialect, 440 as opposed to using a lower-level abstraction. With lower-441 level abstractions such as 11vm, function calls and additional 442 logic have already been exposed: additional instructions must 443 be present in the IR to implement buffer slicing, size/offset 444 calculations, and function calls to copy data to/from the DMA 445 regions. Performing analysis and transformations in the llvm 446 abstraction is more challenging, as traversal of control flow 447 blocks and LLVM instructions are necessary. Instead, opera-448 tions in the intermediate accel dialect encode the relevant 449 information, and are easily relocated during transformation 450 passes, respecting dependencies without requiring complex 451 compiler analysis. This approach facilitates implementing 452 communication flows that consider one of the data structures 453 to be stationary by simply hoisting the accel operations 454 up to the right loop nest level, while considering the flow 455 patterns. Finally, the accel dialect provides an intermediate 456 step before runtime call replacement. In this work we target 457 our AXI DMA runtime library described in Section III-A, 458 but further extensions could implement the transformation 459 of accel operations into other runtime libraries such as 460 OpenCL [27] or SYCL [28], which are commonly used to 461 interface with SoC FPGA accelerators. 462

#### **IV. EXPERIMENTS AND RESULTS**

To evaluate AXI4MLIR, we use a PYNQ-Z2 board that 464 includes a Zynq-7000 SoC with a dual-core ARM Cortex-465 A9 CPU (650 MHz), and a library of tile-based accelerators 466 derived from SECDA-TFLite [29] implemented with AXI-S 467 interface and opcodes with a micro-ISA. For workloads, we 468 target a suite of kernels covering a range of dimensions, as well 469 as an end-to-end machine learning application. We leverage 470 hand-written baselines, which we discuss in Section IV-A. Sec-47 tion IV-B evaluates accelerators implementing MatMul, com-472 paring inference performance against a hand-written baseline, 473 identifying potential bottlenecks, and showcasing the benefits 474 of our optimized dataflows. Section IV-C highlights the value 475 of AXI4MLIR by demonstrating how to handle accelerators 476 with configurable parameters such as tile sizes and dataflows. 477 We showcase how to use AXI4MLIR with a convolution-based 478 accelerator in Section IV-D. Finally, Section IV-E shows how 479 AXI4MLIR can work in the context of a complete application, 480 evaluating the TinyBERT model [30]. 481

# A. Hand-written Baselines

The next experiments employ hand-written optimized driver 483 code derived from the SECDA-TFLite accelerator toolkit [29] 484 to establish performance baselines. SECDA-TFLite presents 485 a state-of-the-art toolchain and methodology for HW/SW co-486 design of embedded machine learning accelerators targeting 487 FPGA SoC devices. With host-driver code written in C++, 488 these manual baselines will be labeled as cpp\_MANUAL. All 489 baselines are implemented with various tiling strategies, with 490 no additional data transfer overheads and with the fewest 491 number of data transfer calls for the selected dataflow. 492

463

482

#### **B.** Matrix-Multiplication Experiments 493

The tile-based accelerators used here resemble vector MAC 494 engines [31], [32], [33], [34] implementing MatMul algo-495 rithms. They vary in input/output buffer size and supported 496 dataflow. From the CPU-host perspective, some of them can 497 support varying degrees of data reuse when the appropri-498 ate opcode stream drives the accelerator. Table I presents 499 a short summary of their functionality, where size stands 500 for the supported tile size of the accelerator. For example, 501  $v1_4$  is a MatMul<sub>4x4x4</sub> accelerator that does not support 502 data reuse and only supports tM, tN, tK = 4, 4, 4 tiles. 503 For  $v1_4$ , AXI4MLIR will tile the algorithm's loops in the 504 host code, taking into account the accelerator size of 4 and 505 all the data movement will happen in the innermost loop 506 - "opcode\_flow <(sA sB cCrC)>". For v28, AXI4MLIR 507 will tile the computation by 8 and generate code to maximize 508 the reuse of one of the inputs. In v2, a stationary (As) is 509 implemented with opcode\_flow <(sA (sB cCrC))>. 510

Accelerators v3 and v4 can also reuse their output data 511 structures. Accelerator v4, marked with flex size, supports 512 computations of non-square tiles, i.e.,  $v4_{16}$  can process a 513 MatMul of tM, tN, tK = 32, 16, 64, as long as tM, tN, tK514 are divisible by 16 and fit in the accelerator's memory. All 515 accelerators were implemented using HLS pipelining and 516 unrolling to maximize the number of internal processing 517 elements instantiated and their arithmetic throughput. The 518 last column of Table I reports throughput (OPs/cycle) for 519 each accelerator, highlighting that many arithmetic operations 520 are executed in parallel at each cycle. Different types of 521 accelerators with the same size have the same throughput, and 522 accelerators with bigger sizes provide higher throughput. All 523 bar graphs presented in this section represent the average of 524 5 independent runs with the same configuration. 525

Accelerator relevance. In order to evaluate the performance 526 of the accelerators defined in Table I, we conducted ex-527 periments to compare the runtime of the CPU execution 528 (*mlir\_CPU*) against the manual C++ implementation (referred 529 to as *cpp* for short) of the driver code using the accelera-530 tors. The task clock was used as a metric to measure the 531 execution time of the benchmarks. We present the results of 532 the experiments in Figure 10, which plots the task clock on 533 the y-axis (smaller is better) and only includes the "Nothing 534 Stationary flow", which means that the data transfers happen 535 in the innermost loop. 536

Looking at Figure 10, we can see that the accelerator offload 537 only becomes relevant (i.e., executes faster than the CPU) for 538 problems with  $dims \ge 64$ , where dims = M = N = K. 539 For problems with smaller dimensions, CPU execution will be 540 faster than the accelerator. In addition, the results in Figure 10 541 suggest that accelerators only become relevant if  $accel_size =$ 542 tM = tN = tK > 8. For smaller accelerator sizes, the CPU 543 execution is faster than the accelerator. 544

These observations suggest that the performance benefits of 545 using the accelerators are limited for ranges of problem sizes 546 and accelerator sizes. Therefore, it is important to carefully 547

TABLE I: Accelerators used in the experiments. Synthesized with AMD/Xilinx Vitis at 200MHz.

Туре	Possible Reuse	Opcode(s)	Configurations
$v1_{size}$	Nothing	sAsBcCrC	(Size, OPs/Cycle)
$v2_{size}$	Inputs	sA, sB, cCrC	(4, 10)
$v3_{size}$	Ins/Out	sA, sB, cC, rC	(8, 60)
$v4_{size}$	Ins/Out (flex size)	sA, sB, cC, rC	(16, 112)



Fig. 10: Runtime characterization CPU vs. Accelerator execution for Matrix Multiplication problems. Note how an accelerator only becomes relevant for problems with  $dims \ge 64$  and  $accel\_size \ge 8$ .

choose the appropriate accelerator configuration for a given 548 problem to achieve the best performance. Consequently, for 549 the next experiments we will limit our focus to problems with 550  $dims \ge 64$  and accelerators with  $accel_{size} \ge 8$ . 55

552

553

555

557

558

561

# AXI4MLIR generated vs. Manual implementation.

AXI4MLIR provides several benefits. First, our passes automatically tile data mapped to the CPU memory hierarchy, 554 leveraging spatial and temporal locality. The second benefit is the ability to automatically generate specific flows, such as the 556 Nothing Stationary (Ns) flow, which can be tedious and errorprone when done manually. Additionally, AXI4MLIR provides an efficient path to flow strategies that can potentially improve 559 performance, such as input A or B stationary (As, Bs) flows. 560 Figure 11 presents these results.

First, we compare the differences in execution time between 562 a manual implementation (see Section IV-A) of an Ns flow 563 strategy and an AXI4MLIR generated Ns flow strategy, repre-564 sented by the first two bars in each group of bars in Figure 11. 565 The remaining bars in each group of bars show results for 566 automatically generated flow strategies, with As and Bs for v2 567 accelerators and As, Bs, and Cs for v3 accelerators. Looking 568 at Figure 11 we see that some flows, especially Cs, provide 569 improvements. To achieve this, the user simply has to encode 570 the information for Cs (or other flows) during compilation. For 571 example, we can encode Cs using the opcode\_flow previously 572 presented in Figure 6a-L25 in the the operation's trait. 573

Next, in Figure 11, we focus on the results with the 574 v3 accelerator. Here, we see that AXI4MLIR generated Cs 575 performs better than the manually generated Ns, although the 576 other flows are not performing as expected. First, we would 577 expect the performance of AXI4MLIR generated Ns to have 578 similar/closer task clock performance than manual Ns. And 579 second, we would also expect As and Bs flows to always 580 outperform Ns due to the degree of reuse, as they copy less 581



Fig. 11: Runtime results on Matrix Multiplication kernels. Manual implementation of Ns flow vs. AXI4MLIR generated driver code for different flow strategies, Ns, As, Bs, Cs. All bar groups follow similar trends. Ns, As, and Bs **bottlenecks are analysed and addressed** in following experiments.

data and can keep the accelerator better utilized. Hence, this first implementation has room for improvement and, in the following experiment, we *identified and fixed the bottlenecks* by analyzing performance counters and implementing optimizations that specialize memory copies.

Identifying bottlenecks & improving AXI4MLIR codegen. 587 Next, we identify performance bottlenecks in AXI4MLIR 588 generated copies and improve upon them to enhance the 589 performance of the workloads when using the custom hard-590 ware accelerators. Specifically, the experiment compares the 591 performance of manually implemented host-accelerator driver 592 code with AXI4MLIR generated code for Ns, As, Bs, and Cs 593 flows in terms of branch-instructions, cache reference counters, 594 and the task clock. These metrics were obtained using the 595 perf tool [35] to profile the application and retrieve counters 596 for CPU perf events over 5 runs. 597

Figure 12a shows branch instructions, cache reference coun-598 ters, and the task clock for dims = 128, for the  $v3_{16}$ 599 accelerator that supports input and output stationary flows. The 600 trends are similar to other problem and accelerator sizes. Our 601 602 results are normalized to the same counters collected on a CPU-only execution of the same problem size. In each group 603 we show results for AXI4MLIR automatically generated code 604 for Ns, As, Bs, Cs flows, and compare against manual imple-605 mentations (first bar of a group) for copying the necessary data 606 through the DMA memory-mapped region. MLIR applications 607 have to consider MLIR memory references (presented in 608 Section II-A1), but manual implementations use bare C-arrays. 609 To support generality, MLIR copies between MemRef and 610 the raw array (DMA buffer region) are implemented with a 611 recursive call, loading and storing one element at a time. This 612 is necessary to support rank = N MemRefs, where strides in 613 all dimensions are different from 1. 614

In order to address this issue, we implemented an optimization for when strides[N-1] == 1 (i.e., elements in N-1 dimension are adjacent to each other in memory) and specialized MemRef copies for some known rank sizes, such as rank == 2. For this scenario, we leverage the spatial



(a) Without the MemRef-DMA buffer copy optimization. Generated hostaccelerator code has overheads if not specialized.



(b) With MemRef-DMA buffer copy optimization. AXI4MLIR improves accelerator performance over manual Ns implementation.

Fig. 12: Cache, branch, and runtime metrics of different tools and strategies using  $v3_{16}$  accelerator with problem size (*dims* == 128). Normalized values against CPU (without accelerator) executions of same problem size.

locality and implement the copy not with individual load and 620 store instructions, but by calling std::memcpy(src, dst, 621 size). When compiling this function for our platform, the 622 compiler will inline the assembly, implementing a vectorized 623 copy that improves the performance of the copy operation. 624 The implications of this optimization are twofold. First, it 625 reduces the number of branch references because there is no 626 need for branching to handle non-unitary strides or to iterate 627 over an arbitrary number of dimensions, resulting in better 628 control flow and branch prediction. Second, the vectorized 629 code reduces the number of cache references because the data 630 is accessed sequentially in memory. Therefore, there will only 631 be two cache reference to fetch the cache line containing the 632 requested data, and subsequent loads within the same cache 633 line will not require additional cache references as they are 634 read from the vector VFP registers [36]. The results for this 635 optimization are presented in Figure 12b. 636

After incorporating this optimization, the AXI4MLIR gen-637 erated driver code executed faster on all accelerators as 638 compared to their respective manual implementations. In Fig-639 ure 13, we compare AXI4MLIR against manual implemen-640 tations for Ns, As, Bs, and Cs, and found that the compiled 641 generated driver code provided by AXI4MLIR is consistently 642 faster (1.18× average speedup and 1.65× max speedup), 643 thanks to its ability to leverage proper tiling for the CPU's 644 memory hierarchy, resulting in a 10% average and 56% max 645 reduction in cache references. 646



Fig. 13: Runtime comparison of manual implementation of driver code and AXIMLIR generated. Each set of two bars have a matching Accelerator Type, Accelerator Size, and Flow Strategy (Ns, As, Bs, Cs). AXI4MLIR is better in all cases.



Fig. 14: MatMul problem permutations (v4 accelerator) for different strategies. For the "Best" strategies we annotate the chosen flow and tiling values.

# 647 C. Matrix-Multiplication with flexible sizes

Runtime configurable accelerators allow for fine-grained 648 hardware tuning for specific problems. With AXI4MLIR, we 649 can generate host code to configure and optimize flexible 650 accelerators for the target problem. To demonstrate this capa-651 bility, we evaluate multiple permutations of a MatMul problem 652 on the v4 accelerator. The v4 accelerator supports multiple 653 dataflow strategies and adjustable tile sizes for its tM, tN, 654 and tK dimensions. The intuition is that scientific and machine 655 learning workloads present problem sizes with different values 656 for each dimension, sometimes resulting in tall/skinny matrices 657 during execution. Tiling the problem in the accelerator with 658 different dimensions for tM, tN, and tK, and selecting the 659 appropriate flow strategy can be beneficial for the application. 660

When using AXI4MLIR, a developer is not limited to one 661 configuration of an accelerator. Based on the user's knowledge 662 of the application, AXI4MLIR can automatically generate 663 the driver for accelerators with adjustable dimensions. This 664 flexibility allows for a more thorough exploration of the design 665 space, enabling the developer to find the best sizes for tM. 666 tN, tK, and the best flow strategy for each problem instance. 667 In Figure 14, we compare four different heuristics and 668 use them to choose the best tiling and dataflow config-669 uration for a MatMul problem. We evaluate performance 670 in terms of execution time. We profile the problem with 671 M,N, and K dimensions permuted from the following values: 672 [32, 256, 512]. Hence, the theoretical minimum number of 673 multiply-accumulate operations required for all permutations 674

is the same. Here, the As-squareTile, Bs-squareTile, and Cs-675 squareTile heuristics try to find the best configuration to reduce 676 the total memory access count given the constraint of tiling the 677 MatMul with square tiles (i.e., tM = tN = tK = T), with A, 678 B, and C stationary dataflow, respectively. The fourth heuristic, 679 Best, chooses between all dataflows and flexible tiling options, 680 only sharing the choice of the accelerator. In Figure 14 we 681 annotate the "Best" configuration found for each problem. 682

**Square tiling.** We observe that as we change the problem permutation, the best flow between *As-squareTile*, *Bs-squareTile*, and *Cs-squareTile* tiling strategies changes. The best flow depends on the problem shape, the size, and the available accelerator buffer space. T = 32 was selected for all square flows because it is the biggest value, so the tiles fit inside the accelerator's internal memory.

683

684

685

686

687

688

689

690

691

692

693

694

695

696

697

698

699

700

701

**Flexible tiling.** The *Best* heuristic, selected from non-square strategies, outperforms square tiling by leveraging flexible tiling sizes. AXI4MLIR can generate code to utilize larger tile sizes in various dimensions, taking advantage of the v4 accelerator's unrestricted tiling factors and improving the accelerator's internal memory utilization.

**Configurations.** Manually implementing all configurations' driver code for even a simple accelerator such as v4 is very time-consuming. AXI4MLIR can quickly generate hostcode for configurable accelerators easily, enabling the developer to specify an accelerator configuration per problem instance.

# D. Convolution

We show the flexibility of AXI4MLIR by generating driver 702 code for a convolution-based accelerator executing different 703 problems sizes. This accelerator supports varying input chan-704 nel (iC) and filter (fHW) sizes, computing one output slice 705 (all elements in one output channel - oC) per iteration. To 706 orchestrate the execution, multiple instructions have to be sent 707 to the accelerator. This orchestration is achieved by compiling 708 the driver code derived from the MLIR accel code (Fig-709 ure 15b). The accel code is generated after a transformation 710 pass takes into account the attributes shown in Figure 15a 711 and MLIR's linalg.conv\_2d\_nchw\_fchw operations. Note 712 that if the convolution operation has iC, fH, fW dimensions 713 that are smaller than the dimensions in accel\_dim, no tiling 714

(a) Opcode Map and Flow for Conv2D accelerator.

```
func.func @conv_call(...) {
    // With %I: !mrI_1_256_7_7; %W: !mrW_64_256_3_3
    // and %0: !mr0_1_64_5_5
    // Declare constants (loop bounds and literals): %cX, ...
    accel.dma_init(%c0,%c66,%c65280,%c65346,%c65280) : ...
    accel.sendLiteral(%c32, %c0) : i32,i32->i32 // send inst
    accel.sendDim(%W,%c3,%c0) : !mrW,i32,i32->i32 // send %fH
    accel.sendLiteral(%c16, %c0) : i32,i32->i32 // send inst
    accel.sendDim(%I,%c1,%c0) : !mrI,i32,i32->i32 // send %iC
10
     // Tile dims by (B,H,W,iC,oC,fH,fW) -> (-,-,-,256,1,3,3)
    scf.for %b = %c0 to %c1 step %c1 { // B loop
      scf.for %oc = %c0 to %c64 step %c1 { // OC loop
         %sW = memref.subview %W[%oc,0,0,0][1,256,3,3] ...
14
         %offset0 = accel.sendLiteral(%c1, %c0) : i32,i32->i32
15
         %offset1 = accel.send(%sW, %offset0)
16
                                !mrSubWx256x3x3, i32 -> i32
        scf.for %oh = %c0 to %c5 step %c1 { // OH loop
  scf.for %ow = %c0 to %c5 step %c1 { // OW loop
18
19
             %xoffset = ... // index calculation
20
             %yoffset = ... // index calculation
21
                 = memref.subview %I[0,0,%xoffset,%yoffset]
23
                                [1,256,3,3] ...
24
             %offset2 = accel.sendLiteral(%c70, %c0) : ...
             %offset3 = accel.send(%sI, %offset2) :
25
                                !mrSubIx256x3x3, i32 -> i32
26
             // inner product of sW and sI computed in HW
28
         } }
            = memref.subview %0[0,%oc,0,0] [1,1,5,5] ...
29
         %s0
30
         %offset4 = accel.sendLiteral(%c8, %c0) : ...
         accel.recv {mode="accumulate"}(%s0, %c0) :
31
                                !mrSub0_5x5_0, i32 -> i32
33 }
    } } return }
```

(b) IR to drive the Conv2D accelerator with an output-stationary flow. Fig. 15: Information added to the linalg.generic traits to capture convolution accelerator behavior in MLIR and IR with accel operations.

will be performed across these dimensions. In the convolution example (Figure 15), upon accelerator reset, we use
send\_dim(1,3) to send to the accelerator the filter size as
the dimension '3' of data structure '1' (i.e., the filter), and
we use send\_dim(0,1) to send the input channel size as the
dimension '1' of the data structure '0' (i.e., the input).

We evaluate the performance of AXI4MLIR during the 721 execution of all convolution layers of ResNet18 [37]. Figure 16 722 presents performance metrics normalized to the runtime of 723 layer-specific manual C++ driver code. The results observed 724 here present similar trends as observed in the MatMul ex-725 periments. Only one layer (56\_64\_1\_128\_2) presented a 10% 726 slowdown, contrary to previous trends. The slowdown hap-727 pened because fHW(1) and iC(64) were too small, and the 728 overhead of dealing with small MemRefs was not overcome 729 since we could not leverage the strided copy optimization 730 presented in Section IV-B. Smaller AXI4MLIR speedups are 731 observed every time that fHW == 1. That said, AXI4MLIR 732 achieves better runtime performance on 10 out of 11 ResNet18 733 layers, with  $1.28 \times$  and  $1.54 \times$  average and max speedup, 734 respectively, thanks to the improved CPU cache performance. 735



Fig. 16: ResNet18 convolution layers: AXI4MLIR vs. Manual.

## E. End-To-End Analysis

Finally, we evaluate AXI4MLIR when compiling a natural 737 language processing model to co-execute on both the CPU and 738 the  $v4_{16}$  accelerator. We benchmark TinyBERT [30], a com-739 pact transformer [38] model for Masked Language Modeling 740 and Next Sentence Prediction targeted at mobile and embedded 741 devices. We translate TinyBERT to MLIR IR using Torch-742 MLIR [39] and compare the inference performance of CPU 743 execution (using -O3 during compilation) against co-execution 744 using the "Ns" offloading approach and the "Best" approach, 745 which employs the heuristics presented in Section IV-C. 746

As we can see in Figure 17, AXI4MLIR achieves a  $3.4\times$ 747 speedup in end-to-end execution, with an  $18.4 \times$  speedup in the 748 accelerated MatMul layers that represent 75% of the original 749 CPU runtime. This experiment showcases how AXI4MLIR 750 can be used during evaluation and optimization of natural 751 language processing models on embedded devices. Our study 752 highlights that developers can easily co-design the accelerators 753 when targeting full workloads, which enables efficient explo-754 ration and utilization of both CPU and accelerator resources. 755



Fig. 17: Execution time of the TinyBERT model with batch\_size == 2. Each bar represents a compilation strategy. Speedups for end-to-end (e2e) and for accelerated MatMul layers are shown as annotations.

# V. RELATED WORK

Prior studies [40], [17], [11], [16], [13], [41], [42], [43] have proposed new accelerator designs or presented new methodologies to generate flexible accelerators for a wide range of algorithms. However, these approaches fall short in providing insights into how host-to-accelerator transfers should be performed. Most of these tools assume that the required data

736

756

is already placed in the accelerator's internal buffers. There 763 have also been efforts to support hardware/software co-design 764 of an accelerator for an application [18], [19], [29]. However, 765 these implementations adopt a simple offload model, where 766 execution of the kernel code is simply replaced by runtime 767 calls that copy the data to-and-from the accelerator, without 768 considering the host memory hierarchy or accelerator features, 769 which would require manual driver code modifications. 770

HeteroFlow [44], an FPGA accelerator programming model, 771 decouples algorithm specification from data placement op-772 timization using a new primitive ".to()". This approach 773 exposes data placement specification at various granularities, 774 achieving efficient code generation while matching optimized 775 manual HLS designs. HeteroFlow does not support arbitrary 776 777 custom accelerators, as it is limited to accelerators co-designed with its framework (extended HeteroCL [45]). It also requires 778 the new primitive to be used while describing the algorithm 779 in Python, imposing manual application modification. Unlike 780 HeteroFlow, AXI4MLIR utilizes MLIR to target languages 781 employing linalg.generic operations during compilation, 782 eliminating the need for manual transformation. 783

Several other studies have addressed the challenge of ef-784 ficiently mapping algorithms and their loops onto accelera-785 tors through operation scheduling. Notably, Interstellar [46], 786 DMazeRunner [47], and PolySA [48] delve into more versatile 787 loop structures by adopting diverse loop representations for 788 DNN layers. CoSA [49] and Vaidya et al. [50] tackle the 789 generation of execution schedules for DNNs in a time-efficient 790 manner, leveraging constrained optimization solvers. Self-791 tuning algorithms have also been employed in addressing the 792 scheduling problem. Approaches like ConfuciuX [51]. Flex-793 Tensor [52], AutoTVM [53], and Ansor [54] utilize machine 794 learning algorithms. Furthermore, Flexer [55] employs an out-795 of-order scheduling technique, unbound by loop order, which 796 orchestrates operations based on a comprehensive analysis of 797 the data-flow graph of a given layer. Some of these works 798 are tailored to a specific type of accelerator or algorithm. 799 In addition, these works primarily focus on scheduling as-800 pects, which AXI4MLIR currently lacks as a component. 801 Nonetheless, these scheduling techniques could potentially 802 complement AXI4MLIR's attributes and transformations to 803 enhance the overall accelerator integration process. 804

The Pattern Description Language (PDL) and Transform 805 MLIR dialects [56] offer productive ways for expressing IR 806 transformations and could be leveraged to implement simi-807 lar functionality as provided by AXI4MLIR. However, PDL 808 cannot currently identify patterns in nested MLIR regions. 809 Additionally, the transform dialect focuses on scheduling 810 linear algebra transformations but requires extensions for 811 runtime call generation targeting accelerators and dataflows. 812 In contrast, AXI4MLIR's opcode\_map and opcode\_flow 813 extensions enable flexible automatic driver code generation 814 for custom accelerators. Future work may involve integrating 815 AXI4MLIR passes as Transform operations and using PDL 816 to identify operation sequences for transformation, potentially 817 supporting fusing operations for custom accelerator execution. 818

Host code generation transforms accel operations into DMA 819 library calls. To facilitate further optimizations leveraging the 820 MLIR infrastructure, users can modify these transformation 821 passes while applying optimizations such as double buffering, 822 building on our infrastructure supporting non-blocking trans-823 fers and transfer completion checks. Our ongoing work will 824 introduce a new attribute to select inputs/outputs for double 825 buffering. This aligns with MLIR's capability to modify and 826 add passes to the transformation pipeline. For further effi-827 ciency, coalescing transfer requests are essential; future work 828 will implement a transformation that consolidates multiple 829 start\_send calls into a single call after data preparation, 830 thus reducing the need for multiple wait\_send calls, which 831 incur higher CPU accelerator-DMA synchronization costs. 832

# VI. CONCLUSION

833

851

852

853

854

855

856

857

858

859

860

861

862

863

864

865

866

867

868

869

870

871

872

In this paper we presented AXI4MLIR, an extension to the 834 MLIR compiler framework to describe AXI-based accelerators 835 with a range of features including accelerator opcodes. We 836 implemented attribute extensions and compiler transformations 837 to describe and automatically generate host code that can 838 leverage different flows of flexible accelerators, allowing us 839 to break away from simple offload HW/SW co-design models. 840 After implementing data staging and accessing optimizations 841 during communication, our results show that AXI4MLIR is 842 effective in generating host code that efficiently uses CPU 843 resources and accelerator features. This allows for measurable 844 runtime improvements versus manual implementations for all 845 tested accelerators, while providing automation and conve-846 nience during the co-design cycle. Finally, our user-driven host 847 code generation is entirely automated, providing a significant 848 advantage in terms of productivity and maintainability, spe-849 cially during the early stages of the co-design process. 850

### REFERENCES

- J. Hennessy and D. Patterson, "A new golden age for computer architecture: Domain-specific hardware/software co-design, enhanced security, open instruction sets, and agile chip development," in 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). Los Angeles, CA, USA: IEEE, 2018, pp. 27–29.
- [2] H. Shabani, A. Singh, B. Youhana, and X. Guo, "Hirac: A hierarchical accelerator with sorting-based packing for spgemms in dnn applications," in 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). Montreal, QC, Canada: IEEE, 2023, pp. 247–258.
- [3] B. Kim, S. Li, and H. Li, "Inca: Input-stationary dataflow at outsidethe-box thinking about deep learning accelerators," in 2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA). Montreal, QC, Canada: IEEE, 2023, pp. 29–41.
- [4] J. Zhao, Y. Yang, Y. Zhang, X. Liao, L. Gu, L. He, B. He, H. Jin, H. Liu, X. Jiang, and H. Yu, "Tdgraph: A topology-driven accelerator for high-performance streaming graph processing," in *Proceedings of the 49th Annual International Symposium on Computer Architecture*, ser. ISCA '22. New York, NY, USA: Association for Computing Machinery, 2022, p. 116–129. [Online]. Available: https://doi.org/10.1145/3470496.3527409
- [5] S. Hsia, U. Gupta, B. Acun, N. Ardalani, P. Zhong, G.-Y. Wei, D. Brooks, and C.-J. Wu, "Mp-rec: Hardware-software co-design to enable multi-path recommendation," in *Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 3*, ser. ASPLOS 2023.
   New York, NY, USA: Association for Computing Machinery, 2023, p. 449–465. [Online]. Available: https://doi.org/10.1145/3582016.3582068

- [6] S. Zheng, R. Chen, A. Wei, Y. Jin, Q. Han, L. Lu, B. Wu, X. Li, S. Yan, and Y. Liang, "Amos: Enabling automatic mapping for tensor computations on spatial accelerators with hardware abstraction," in *Proceedings of the 49th Annual International Symposium on Computer Architecture*, ser. ISCA '22. New York, NY, USA: Association for Computing Machinery, 2022, p. 874–887. [Online]. Available: https://doi.org/10.1145/3470496.3527440
- F. Muñoz Martínez, R. Garg, M. Pellauer, J. L. Abellán, M. E. 887 [7] Acacio, and T. Krishna, "Flexagon: A multi-dataflow sparse-888 sparse matrix multiplication accelerator for efficient dnn processing,' 889 in Proceedings of the 28th ACM International Conference on 890 Architectural Support for Programming Languages and Operating 891 Systems, Volume 3, ser. ASPLOS 2023. New York, NY, USA: 892 893 Association for Computing Machinery, 2023, p. 252-265. [Online]. Available: https://doi.org/10.1145/3582016.3582069 894
- [8] M. Abolhasani and E. Kumacheva, "The rise of self-driving labs in chemical and materials sciences," *Nature Synthesis*, vol. 0, no. 0, pp. 1–10, 2023.
- [9] Q. Rao and J. Frtunikj, "Deep learning for self-driving cars: Chances and challenges," in 2018 IEEE/ACM 1st International Workshop on Software Engineering for AI in Autonomous Systems (SEFAIAS), ser. SEFAIS '18.
   New York, NY, USA: Association for Computing Machinery, 2018, p. 35–38. [Online]. Available: https://doi.org/10.1145/3194085.3194087
- J. Jumper, R. Evans, A. Pritzel, T. Green, M. Figurnov, O. Ronneberger,
  K. Tunyasuvunakool, R. Bates, A. Žídek, A. Potapenko *et al.*, "Highly
  accurate protein structure prediction with alphafold," *Nature*, vol. 596,
  no. 7873, pp. 583–589, 2021.
- X. Zhang, H. Ye, J. Wang, Y. Lin, J. Xiong, W. Hwu, and D. Chen,
  "DNNExplorer: A Framework for Modeling and Exploring a Novel
  Paradigm of FPGA-based DNN Accelerator," in *ICCAD*. New York,
  NY, USA: Association for Computing Machinery, 2020, pp. 1–9.
- [12] P. Xu, X. Zhang, C. Hao, Y. Zhao, Y. Zhang, Y. Wang, C. Li,
  Z. Guan, D. Chen, and Y. Lin, "Autodnnchip: An automated dnn chip predictor and builder for both fpgas and asics," in *Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*. New York, NY, USA: Association for Computing Machinery, 2020, p. 40–50. [Online]. Available: https://doi.org/10.1145/3373087.3375306
- [13] H. Ye, X. Zhang, Z. Huang, G. Chen, and D. Chen, "Hybriddnn: A
   framework for high-performance hybrid DNN accelerator design and
   implementation," in *DAC*. San Francisco, CA, USA: IEEE, 2020, pp.
   1–6.
- [14] H. Kwon, P. Chatarasi, V. Sarkar, T. Krishna, M. Pellauer, and
  A. Parashar, "Maestro: A data-centric approach to understand reuse,
  performance, and hardware cost of dnn mappings," *IEEE Micro*, vol. 40,
  no. 3, pp. 20–29, 2020.
- Y.-H. Chen, T.-J. Yang, J. Emer, and V. Sze, "Eyeriss v2: A flexible accelerator for emerging deep neural networks on mobile devices," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, vol. 9, no. 2, pp. 292–308, 2019.
- [16] TVM Developers, "VTA: Deep learning accelerator stack," 2020.
   [Online]. Available: docs.tvm.ai/vta
- J. Ngadiuba, V. Loncar, M. Pierini, S. Summers, G. Di Guglielmo,
   J. Duarte, P. Harris, D. Rankin, S. Jindariani, M. Liu *et al.*, "Compressing
   deep neural networks on FPGAs to binary and ternary precision with
   hls4ml," *ML: Science and Technology*, vol. 2, no. 1, p. 015001, 2020.
- [18] S. Skalicky, J. Monson, A. Schmidt, and M. French, "Hot & Spicy: Improving Productivity with Python and HLS for FPGAs," in *FCCM*.
   Boulder, CO, USA: IEEE, 2018, pp. 85–92.
- N. Bohm Agostini, S. Dong, E. Karimi, M. T. Lapuerta, J. Cano,
  J. L. Abellán, and D. Kaeli, "Design space exploration of accelerators and end-to-end dnn evaluation with tflite-soc," in *SBAC-PAD*. Porto,
  Portugal: IEEE, 2020, pp. 10–19.
- g43 [20] ARM Developers, "AMBA AXI and ACE Protocol Specification,"
   g44 2020. [Online]. Available: https://developer.arm.com/documentation/
   g45 ihi0022/e/AMBA-AXI3-and-AXI4-Protocol-Specification
- S. Liu, H. Fan, X. Niu, H.-c. Ng, Y. Chu, and W. LUK, "Optimizing cnn-based segmentation with deeply customized convolutional and deconvolutional architectures on fpga," *ACM Trans. Reconfigurable Technol. Syst.*, vol. 11, no. 3, dec 2018. [Online]. Available: https://doi.org/10.1145/3242900
- [22] C. Lattner, M. Amini, U. Bondhugula, A. Cohen, A. Davis, J. Pienaar,
   R. Riddle, T. Shpeisman, N. Vasilache, and O. Zinenko, "MLIR: Scaling

Compiler Infrastructure for Domain Specific Computation," in CGO. Seoul, Korea (South): IEEE, 2021, pp. 2–14.

- [23] M. Developers, "'linalg' Dialect," 2020, online accessed on 11-04-2023. [Online]. Available: https://mlir.llvm.org/docs/Dialects/Linalg/
- [24] T. D. Le, G.-T. Bercea, T. Chen, A. E. Eichenberger, H. Imai, T. Jin, K. Kawachiya, Y. Negishi, and K. O'Brien, "Compiling ONNX Neural Network Models Using MLIR," *ArXiv*, vol. 0, no. 0, pp. 1–8, 2020.
- [25] Xilinx, "AXI Reference Guide," 2012. [Online]. Available: https: //docs.xilinx.com/v/u/14.1-English/ug761\_axi\_reference\_guide
- [26] C. Salvador Rohwedder, N. Henderson, J. a. P. L. De Carvalho, Y. Chen, and J. N. Amaral, "To pack or not to pack: A generalized packing analysis and transformation," in *Proceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization*, ser. CGO 2023. New York, NY, USA: Association for Computing Machinery, 2023, p. 14–27.
- [27] J. E. Stone, D. Gohara, and G. Shi, "Opencl: A parallel programming standard for heterogeneous computing systems," *Computing in Science and Engg.*, vol. 12, no. 3, p. 66–73, may 2010.
- [28] R. Reyes, G. Brown, R. Burns, and M. Wong, "Sycl 2020: More than meets the eye," in *Proceedings of the International Workshop on OpenCL*, ser. IWOCL '20. New York, NY, USA: Association for Computing Machinery, 2020.
- [29] J. Haris, P. Gibson, J. Cano, N. Bohm Agostini, and D. Kaeli, "SECDA-TFLite: A toolkit for efficient development of FPGA-based DNN accelerators for edge inference," *Journal of Parallel and Distributed Computing*, vol. 173, pp. 140–151, 2023.
- [30] X. Jiao, Y. Yin, L. Shang, X. Jiang, X. Chen, L. Li, F. Wang, and Q. Liu, "Tinybert: Distilling bert for natural language understanding," *arXiv preprint arXiv*:1909.10351, vol. 0, no. 0, pp. 1–12, 2019.
- [31] J. Albericio, P. Judd, T. Hetherington, T. Aamodt, N. E. Jerger, and A. Moshovos, "Cnvlutin: Ineffectual-neuron-free deep neural network computing," ACM SIGARCH Computer Architecture News, vol. 44, no. 3, pp. 1–13, 2016.
- [32] S. Zhang, Z. Du, L. Zhang, H. Lan, S. Liu, L. Li, Q. Guo, T. Chen, and Y. Chen, "Cambricon-x: An accelerator for sparse neural networks," in 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), IEEE. Taipei, Taiwan: IEEE, 2016, pp. 1–12.
- [33] Y. Chen, T. Luo, S. Liu, S. Zhang, L. He, J. Wang, L. Li, T. Chen, Z. Xu, N. Sun et al., "Dadiannao: A machine-learning supercomputer," in 2014 47th Annual IEEE/ACM International Symposium on Microarchitecture, IEEE. Cambridge, UK: IEEE, 2014, pp. 609–622.
- [34] C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, "Optimizing fpga-based accelerator design for deep convolutional neural networks," in *Proceedings of the 2015 ACM/SIGDA international symposium on field-programmable gate arrays.* New York, NY, USA: Association for Computing Machinery, 2015, pp. 161–170.
- [35] The Linux Perf Team, "Perf wiki," n.d., accessed on April 13, 2023. [Online]. Available: https://perf.wiki.kernel.org/index.php/Main\_Page
- [36] A. Developer, "Neon registers," 2023. [Online]. Available: https://developer.arm.com/documentation/dht0002/a/ Introducing-NEON/NEON-architecture-overview/NEON-registers
- [37] F. Wang, M. Jiang, C. Qian, S. Yang, C. Li, H. Zhang, X. Wang, and X. Tang, "Residual attention network for image classification," in *Proceedings of the IEEE conference on computer vision and pattern recognition*, Honolulu, HI, USA, 2017, pp. 3156–3164.
- [38] T. Wolf, L. Debut, V. Sanh, J. Chaumond, C. Delangue, A. Moi,
  P. Cistac, T. Rault, R. Louf, M. Funtowicz, J. Davison, S. Shleifer,
  P. von Platen, C. Ma, Y. Jernite, J. Plu, C. Xu, T. Le Scao,
  S. Gugger, M. Drame, Q. Lhoest, and A. Rush, "Transformers: Stateof-the-art natural language processing," in *Proceedings of the 2020 Conference on Empirical Methods in Natural Language Processing:*System Demonstrations. Online: Association for Computational
  Linguistics, Oct. 2020, pp. 38–45. [Online]. Available: https://aclanthology.org/2020.emnlp-demos.6
- [39] Torch-MLIR Developers, "The Torch-MLIR Project," 2021. [Online]. Available: https://github.com/llvm/torch-mlir
- [40] E. Del Sozzo, R. Baghdadi, S. Amarasinghe, and M. D. Santambrogio, "A Unified Backend for Targeting FPGAs from DSLs," in ASAP. Milan, Italy: IEEE, 2018, pp. 1–8.
- [41] N. Bohm Agostini, S. Curzel, J. Zhang, A. Limaye, C. Tan, V. Amatya,
  M. Minutoli, V. G. Castellana, J. Manzano, D. Brooks, G.-Y. Wei, and
  A. Tumeo, "Bridging python to silicon: The soda toolchain," *IEEE Micro*, vol. 42, no. 5, 2022.

- [42] N. Bohm Agostini, S. Curzel, V. Amatya, C. Tan, M. Minutoli, V. G. Castellana, J. Manzano, D. Kaeli, and A. Tumeo, "An mlir-based compiler flow for system-level design and hardware acceleration," in *ICCAD*. New York, NY, USA: Association for Computing Machinery, 2022.
- [43] A. Stjerngren, P. Gibson, and J. Cano, "Bifrost: End-to-End Evaluation and optimization of Reconfigurable DNN Accelerators," in 2022 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). Singapore: IEEE, May 2022, pp. 288–299.
- [44] S. Xiang, Y.-H. Lai, Y. Zhou, H. Chen, N. Zhang, D. Pal, and Z. Zhang, "Heteroflow: An accelerator programming model with decoupled data placement for software-defined fpgas," in *Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays*, ser. FPGA '22. New York, NY, USA: Association for Computing Machinery, 2022, p. 78–88.
- [45] Y.-H. Lai, Y. Chi, Y. Hu, J. Wang, C. H. Yu, Y. Zhou, J. Cong, and Z. Zhang, "Heterocl: A multi-paradigm programming infrastructure for software-defined reconfigurable computing," in *Proceedings of the* 2019 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, ser. FPGA '19. New York, NY, USA: Association for Computing Machinery, 2019, p. 242–251.
- [46] X. Yang, M. Gao, Q. Liu, J. Setter, J. Pu, A. Nayak, S. Bell, K. Cao, H. Ha, P. Raina, C. Kozyrakis, and M. Horowitz, "Interstellar: Using halide's scheduling language to analyze dnn accelerators," in *Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems*, ser. ASPLOS '20. New York, NY, USA: Association for Computing Machinery, 2020, p. 369–383.
- [47] S. Dave, Y. Kim, S. Avancha, K. Lee, and A. Shrivastava, "Dmazerunner: Executing perfectly nested loops on dataflow accelerators," *ACM Trans. Embed. Comput. Syst.*, vol. 18, no. 5s, oct 2019.
- [48] J. Cong and J. Wang, "Polysa: Polyhedral-based systolic array auto-compilation," in 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). San Diego, CA, USA: IEEE, 2018, pp. 1–8.
- [49] Q. Huang, M. Kang, G. Dinh, T. Norell, A. Kalaiah, J. Demmel, J. Wawrzynek, and Y. S. Shao, "Cosa: Scheduling by constrained optimization for spatial accelerators," in 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). Valencia, Spain: IEEE, 2021, pp. 554–566.
- [50] M. Vaidya, A. Sukumaran-Rajam, A. Rountev, and P. Sadayappan, "Comprehensive accelerator-dataflow co-design optimization for convolutional neural networks," in 2022 IEEE/ACM International Symposium on Code Generation and Optimization (CGO). Seoul, South Korea: Association for Computing Machinery, 2022, pp. 325–335.
- [51] S.-C. Kao, G. Jeong, and T. Krishna, "Confuciux: Autonomous hardware resource assignment for dnn accelerators using reinforcement learning," in 2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Athens, Greece: IEEE, 2020, pp. 622–636.
- Io75 [52] S. Zheng, Y. Liang, S. Wang, R. Chen, and K. Sheng, "Flextensor: An automatic schedule exploration and optimization framework for tensor computation on heterogeneous system," in *Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems*, ser. ASPLOS '20.
  New York, NY, USA: Association for Computing Machinery, 2020, p. 859–873.
- [53] T. Chen, L. Zheng, E. Yan, Z. Jiang, T. Moreau, L. Ceze, C. Guestrin, and A. Krishnamurthy, "Learning to optimize tensor programs," in Advances in Neural Information Processing Systems, S. Bengio, H. Wallach, H. Larochelle, K. Grauman, N. Cesa-Bianchi, and R. Garnett, Eds., vol. 31. Curran Associates, Inc., 2018. [Online]. Available: https://proceedings.neurips.cc/paper\_files/ paper/2018/file/8b5700012be65c9da25f49408d959ca0-Paper.pdf
- [54] L. Zheng, C. Jia, M. Sun, Z. Wu, C. H. Yu, A. Haj-Ali, Y. Wang, J. Yang,
  D. Zhuo, K. Sen *et al.*, "Ansor: Generating High-Performance tensor programs for deep learning," in *14th USENIX symposium on operating systems design and implementation (OSDI 20)*, 2020, pp. 863–879.
- 1093 [55] H. Min, J. Kwon, and B. Egger, "Flexer: Out-of-order scheduling for multi-npus," in *Proceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization*, ser. CGO 2023.
  1096 New York, NY, USA: Association for Computing Machinery, 2023, p. 212–223.
- 1098 [56] M. Developers, "Transform Dialect: Fine-grain transformation control

dialect," 2022, online accessed on 11-04-2023. [Online]. Available: 1099 https://mlir.llvm.org/docs/Dialects/Transform/ 1100