A 4-stage pipelined architecture for point multiplication of binary huff curves

Rashid, M., Imran, M., Jafri, A. R. and Mehmood, Z. (2020) A 4-stage pipelined architecture for point multiplication of binary huff curves. Journal of Circuits, Systems and Computers, 29(11), 2050179. (doi: 10.1142/s0218126620501790)

Full text not currently available from Enlighten.

Abstract

<jats:p> This work has proposed a 4-stage pipelined architecture to achieve an optimized throughput over area ratio for point multiplication (PM) computation in binary huff curves (BHC) cryptography. The original mathematical formulation of BHC is revisited with an objective to reduce the required area. Consequently, a simplified formulation of BHC is obtained with 43% reduction in the hardware resources. As far as the throughput is concerned, it is improved first by reducing the critical path and second by minimizing the number of clock cycles (CCs) required to compute one PM. The critical path is reduced through the placement of pipeline registers, whereas the number of required CCs are minimized through an efficient scheduling of computations. These two factors i.e., the area reduction and throughput optimizations, have resulted in maximizing the throughput over area ratio. The proposed pipelined architecture is implemented over [Formula: see text] field, using standard NIST curve parameters. The architecture is modeled in Verilog and synthesized using Xilinx (ISE 14.7) design tool on Virtex 7 FPGA. The implementation results show that 17% improvement in clock frequency, 13% reduction in the time required to compute one PM and 2.6% improvement in throughput/area are achieved when compared with the most recent state of the art solutions. </jats:p>

Item Type:Articles
Status:Published
Refereed:Yes
Glasgow Author(s) Enlighten ID:Jafri, Dr Atif
Authors: Rashid, M., Imran, M., Jafri, A. R., and Mehmood, Z.
College/School:College of Science and Engineering > School of Engineering > Electronics and Nanoscale Engineering
Journal Name:Journal of Circuits, Systems and Computers
Publisher:World Scientific Pub Co Pte Lt
ISSN:0218-1266
ISSN (Online):1793-6454
Published Online:22 January 2020

University Staff: Request a correction | Enlighten Editors: Update this record