Novel asymmetric recessed-gate/source architecture advancement of dual-metal-date SiGe/Si dopingless nanowire-TFET for low-voltage performance optimization

Kumar, N. and Raman, A. (2020) Novel asymmetric recessed-gate/source architecture advancement of dual-metal-date SiGe/Si dopingless nanowire-TFET for low-voltage performance optimization. Silicon, 13, pp. 3141-3151. (doi: 10.1007/s12633-020-00659-z)

Abstract

A dopingless vertical Nanowire (NW) Tunnel Field Effect Transistor TFET structure has been designed using techniques such as Dual-Metal Gate (DMG), Heteromaterial Channel (HmC) and Heterodielectric Oxide (HdO) to enhance the device performance. The proposed device is investigated to acknowledge the device behavior for RF/Low-Noise applications. The essence of the reported work is to capture the effect of work function variation of DMG on device characteristics for noise enhancement/degradation. The vertical structure simplifies the implementation of charge-plasma technique for induced doping within the source/drain region enveloped by Gate-All-Around (GAA) architecture. Different work function combinations of gate metal1 (GM1) and gate metal2 (GM2) are used for calculations and compared to acquire optimized results. Other than Silicon, Silicon-Germanium compound (SixGe1-x) with composition factor (x) equals to 0.55 is used for HmC, whereas Zirconium Silicate is preferred for HdO. The characteristics analysis includes the negative drain bias variation that captures an interesting tunnel diode characteristics with peak current to valley current ratio of approx. 108. The proposed structure is modified to reduce the Gate-to-Source capacitive coupling and drain current enhancement. The proposed device is analyzed for Ambipolar-state, OFF-state and ON-state, which is required to understand the proper working of TFET devices.

• Item Type: Articles
• Status: Published
• Refereed: Yes
• Glasgow Author(s) Enlighten ID: Kumar, Dr Naveen
• Authors: Kumar, N., and Raman, A.
• College/School: College of Science and Engineering > School of Engineering > Electronics and Nanoscale Engineering
• Journal Name: Silicon
• Publisher: Springer
• ISSN: 1876-990X
• ISSN (Online): 1876-9918