



Karami, K., Taking, S., Ofiare, A., Elksne, M., Dhongde, A., Al-Khalidi, A. and Wasige, E. (2022) Investigation of Al<sub>2</sub>O<sub>3</sub>, Si<sub>3</sub>N<sub>4</sub> and SiO<sub>2</sub> Used for Surface Passivation and Gate Dielectric on AlGa<sub>N</sub>/Ga<sub>N</sub> Metal-Oxide-Semiconductor High Electron Mobility Transistors. WOCSDICE EXMATEC 2022, Ponta Delgada (São Miguel island–Azores), 3-6 May 2022.

There may be differences between this version and the published version. You are advised to consult the publisher's version if you wish to cite from it.

<https://eprints.gla.ac.uk/270672/>

Deposited on: 9 May 2022

Enlighten – Research publications by members of the University of Glasgow  
<https://eprints.gla.ac.uk>

# Investigation of Al<sub>2</sub>O<sub>3</sub>, Si<sub>3</sub>N<sub>4</sub> and SiO<sub>2</sub> used for surface passivation and gate dielectric on AlGaIn/GaN metal-oxide-semiconductor high electron mobility transistors

Kaivan Karami, Sanna Taking, Afesomah Ofiare, Maira Elksne, Aniket Dhongde, Abdullah Al-Khalidi and Edward Wasige

High Frequency Electronics Group, James Watt School of Engineering, University of Glasgow, United Kingdom  
k.karami.1@research.gla.ac.uk

## Abstract

In this work we report on the processing and device characteristics of AlGaIn/GaN metal-oxide/insulator-semiconductor high electron mobility transistors (MOS-HEMTs) employing different types of dielectric layers such as SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and Al<sub>2</sub>O<sub>3</sub>. A device with a Schottky gate (HEMT structure) was also fabricated for comparison. The AlGaIn/GaN MOS-HEMT device employing high-k Al<sub>2</sub>O<sub>3</sub> material for surface passivation and gate dielectric demonstrated the highest maximum drain current density of over 1940 mA/mm and highest maximum peak transconductance of 240 mS/mm. This device also produces the lowest gate leakage current of  $I_{GS} = 1 \times 10^{-8}$  A/mm at  $V_{GS} = -9$  V and the  $V_{BR}$  of over 200 V. These results indicate the high quality of Al<sub>2</sub>O<sub>3</sub> material grown using atomic layer deposition (ALD). In contrast, devices employing PECVD (plasma-enhanced chemical vapour deposition) SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> demonstrate poor device performances compared to the Schottky gate structure. These results show the importance of applying a high quality insulator for surface passivation and gate dielectric of the AlGaIn/GaN heterostructure.

## Introduction

AlGaIn/GaN high electron mobility transistors (HEMTs) are the group III-V materials with high breakdown electric field ( $> 3 \times 10^6$  V/m), high electron mobility (2000 cm<sup>2</sup>/Vs), high carrier concentration ( $> 10^{13}$  cm<sup>-2</sup>) and high saturated electron velocity (2.5x10<sup>7</sup> cm/s), which makes them the best candidate for high power applications, especially at high frequencies [1, 2]. However, these devices still suffer from problems such as high gate leakage current caused by surface current trapping in AlGaIn barrier layer [3, 4] which limits their performance at higher voltages and frequencies. The most effective way for suppressing the gate leakage current is by employing the use of a dielectric material for surface passivation. Different types of dielectric materials such as SiO<sub>2</sub> [5], Si<sub>3</sub>N<sub>4</sub> [6], Al<sub>2</sub>O<sub>3</sub> [7], and HfO<sub>2</sub> [8] have been reported for the fabrication of AlGaIn/GaN-based MOS-HEMTs. The choice of the gate dielectric is important to achieve lower gate leakage current, i.e. dielectric materials with high dielectric constant (high-k) such as Al<sub>2</sub>O<sub>3</sub> (dielectric constant 7-9.8 [9]) or HfO<sub>2</sub> (dielectric constant  $> 24$  [10]). In addition, the technique to form the dielectric material and uniformity of that, also plays an important role for producing better device performance. Techniques of deposition of gate dielectric are PECVD or ALD. PECVD provides higher growth rates while ALD grown dielectric have better film quality and uniformity for surface passivation [11]. In this work, we investigate three different dielectric materials. PECVD is used to grow SiO<sub>2</sub>, and Si<sub>3</sub>N<sub>4</sub> and ALD is used to grow Al<sub>2</sub>O<sub>3</sub>, as surface passivation and gate dielectric on AlGaIn/GaN MOS-HEMT structures. A device with standard Schottky gate (HEMT structure) was also fabricated for comparison. We discuss the processing and device characteristics for all the fabricated devices in the next sections of the paper.

## Device Structure and Fabrication

The epitaxial structure used in this work was grown by University of Cambridge, United Kingdom, using metal organic chemical vapour deposition (MOCVD) on a high-resistivity (HR) silicon substrate. The wafer structure consists of (from top to bottom), a 2-nm undoped GaN cap layer, 21-nm AlGaIn barrier layer, 1-nm AlN exclusion layer, 200-nm GaN channel layer, 800-nm GaN buffer layer, 1.7- $\mu$ m AlGaIn buffer layer graded, 250-nm AlN

nucleation layer. The cross-sectional schematic diagram of the epitaxial structure used can be found in [12]. A two level wrap-around gate design (where the gate encircles the drain) was used to simplify the device processing steps, eliminating the need for mesa isolation. In this experiment, 4 samples were prepared and labelled as follows: devices #S1 (Schottky gate-HEMT structure, used as a reference sample), #S2 (MOS-HEMT structure using SiO<sub>2</sub>), #S3 (MOS-HEMT structure using Si<sub>3</sub>N<sub>4</sub>) and #S4 (MOS-HEMT using structure Al<sub>2</sub>O<sub>3</sub>). SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub> and Al<sub>2</sub>O<sub>3</sub> insulators were used both as surface passivation and gate dielectric to the devices respectively.


Device fabrication started with the Ohmic metal contacts along with markers formed by the evaporation of Ti/Al/Ni/Au (30/180/40/100 nm), then followed by a lift-off process, and rapid thermal annealing at 800 °C for 30 secs in N<sub>2</sub> environment. This is followed by a blanket deposition of 10-nm of SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> for samples #S2 and #S3, and 20-nm of Al<sub>2</sub>O<sub>3</sub> for sample #S4. Both SiO<sub>2</sub> and Si<sub>3</sub>N<sub>4</sub> were grown using plasma-enhanced chemical vapour deposition (PECVD) at 300 °C, while Al<sub>2</sub>O<sub>3</sub> was grown by atomic layer deposition (ALD). The Schottky gate metal contact metallization was formed by the evaporation of Ni/Au (20/400 nm), followed by a lift-off process. Finally, the dielectric layers (SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>) are removed in Ohmic regions by reactive ion etching (RIE 80+) using CHF<sub>3</sub> and Ar gases with flow rates of 25 and 25 sccm, 50 W, 30 mTorr at 20 °C for 60 secs for measurement purposes. Al<sub>2</sub>O<sub>3</sub> is removed from the ohmic regions of #S4 using inductively coupled plasma (ICP) 180 with BCl<sub>3</sub>, ICP = 600 W, and RF = 25 W for 90 secs. DC measurements were carried out at room temperature using Keysight's B1500A Semiconductor Device Analyzer. Device dimension used in this work are as follows: gate length,  $L_G = 3$   $\mu$ m, gate-to-source distance,  $L_{GS} = 3$   $\mu$ m, gate-to-drain distance,  $L_{GD} = 5$   $\mu$ m.

## Results and discussions


The measured output characteristics of the fabricated devices are shown in Figure 1. The maximum current densities,  $I_{DS(max)}$ , of over 1940 mA/mm, 1300 mA/mm, 1200 mA/mm and 1200 mA/mm were obtained at  $V_{GS} = 2$  V, for the devices employing Al<sub>2</sub>O<sub>3</sub> (#S4), SiO<sub>2</sub> (#S2), Schottky gate (#S1), and Si<sub>3</sub>N<sub>4</sub> (#S3), respectively. The highest  $I_{DS(max)}$  was measured for device #S4, due to the high quality of Al<sub>2</sub>O<sub>3</sub> used for surface passivation and gate dielectric. We also observed the highest peak transconductance,  $g_m$ , of over 240 mS/mm measured at  $V_{DS} = 5$  V for this device as shown in Figure 2. Device with SiO<sub>2</sub> (#S2) showed higher output currents (but with lower  $g_m$  value) compared to the Schottky gate structure. Poor DC characteristics was also observed for device with Si<sub>3</sub>N<sub>4</sub> (#S3) compared to the Schottky gate structure. This is probably due to the quality of the dielectric layers grown using PECVD. The measured threshold voltage,  $V_{TH}$ , values were -4.2 V, -7.3 V, -7.6 V, and -8.4 V (each value was extracted at  $I_{DS} = 1$  mA/mm) for devices #S1, #S2, #S3, and #S4 respectively. The  $V_{TH}$  values were shifted to a more negative value (compared to  $V_{TH}$  value of the Schottky gate structure) due to the usage of gate dielectric layer for devices #S2, #S3, and #S4.

Lowest measured gate leakage current characteristics of  $I_{GS} = 1 \times 10^{-8}$  A/mm at  $V_{GS} = -9$  V was observed, for devices with SiO<sub>2</sub> (#S2) and Al<sub>2</sub>O<sub>3</sub> (#S4) as shown in Figure 3. The measured breakdown voltages,  $V_{BR}$ , for Schottky gate (#S1) and device with Al<sub>2</sub>O<sub>3</sub> (#S4) exceeds the maximum compliance of measurement


set up of 200 V as shown in Figure 4. Although lower  $I_{GS}$  was observed for the device with  $\text{SiO}_2$  (#S2), the  $V_{BR}$  value (127 V) was lower than the Schottky gate structure. This observation is not fully understood and needs further investigation. Based on the measured DC characteristics for all devices, we can conclude that both the MOS-HEMT device using  $\text{SiO}_2$  (#S2) and  $\text{Si}_3\text{N}_4$  (#S3) demonstrates poor device performances compared to the Schottky gate structure. As mentioned earlier, this is probably due to the quality of the dielectric layers grown using PECVD.




**Figure 1.** Measured output characteristics at voltage gate-to-source,  $V_{GS}$ , biased from -10 to 2 V with step size of 1 V for all fabricated devices.



**Figure 2.** Measured transfer characteristics at a drain-to-source voltage,  $V_{DS} = 5$  V, for all fabricated devices.



**Figure 3.** Measured gate leakage current characteristics at drain-to-source voltage,  $V_{DS} = 0$  V for all fabricated devices.



**Figure 4.** The off-state breakdown voltage characteristics at gate-to-source voltage,  $V_{GS} = 10$  V for all fabricated devices.

## Conclusions

We have successfully fabricated and measured devices #S1 (Schottky gate – HEMT structure), #2 (MOS-HEMT structure using  $\text{SiO}_2$ ), #S3 (MIS-HEMT structure using  $\text{Si}_3\text{N}_4$ ) and #S4 (MOS-HEMT structure using  $\text{Al}_2\text{O}_3$ ). The AlGaIn/GaN MOS-HEMT device employing high-k  $\text{Al}_2\text{O}_3$  material for surface passivation and gate dielectric has been demonstrated the highest maximum drain current density of over 1940 mA/mm and highest maximum peak transconductance of 240 mS/mm. This device also produced the lowest gate leakage currents of  $I_{GS} = 1 \times 10^{-8}$  A/mm at  $V_{GS} = -9$  V and the  $V_{BR}$  of over 200 V. These results indicate the high quality, high uniformity, and low defect of  $\text{Al}_2\text{O}_3$  material grown using ALD. We also found that the devices employing PECVD  $\text{SiO}_2$  and  $\text{Si}_3\text{N}_4$  demonstrated poor device performances compared to the Schottky gate structure.

## Acknowledgments

The authors wish to thank staff at the James Watt Nanofabrication Centre at the University of Glasgow for their support with this work. This work was supported in part by EPSRC grant no. EP/R024413/1.

## References

- [1] Chung, J.W., et al., 'AlGaIn/GaN HEMT With 300-GHz  $f_{max}$ ', IEEE Electron Device Letters, 31, (3), pp. 195-197, 2010.
- [2] Margomenos, A., et al., 'GaN technology for E, W and G-band applications', in 2014 IEEE compound semiconductor integrated circuit symposium (CSICS), pp. 1-4, 2014.
- [3] Meneghini, M., et al., 'Investigation of trapping and hot-electron effects in GaN HEMTs by means of a combined electrooptical method', IEEE transactions on electron devices, 2011, 58, (9), pp. 2996-3003
- [4] Makiyama, K., et al., 'Collapse-free high power InAlGaIn/GaN-HEMT with 3 W/mm at 96 GHz', in 2015 IEEE International Electron Devices Meeting (IEDM), pp. 9.1. 1-9.1. 4: IEEE, 2015.
- [5] Husna, F., et al., 'High-Temperature Performance of AlGaIn/GaN MOSHEMT With  $\text{SiO}_2$  Gate Insulator Fabricated on Si (111) Substrate', IEEE Transactions on Electron Devices, 59, (9), pp. 2424-2429, 2012.
- [6] Zhang, Z., et al., 'Studies on high-voltage GaN-on-Si MIS-HEMTs using LPCVD  $\text{Si}_3\text{N}_4$  as gate dielectric and passivation layer', IEEE Transactions on Electron Devices, 63, (2), pp. 731-738, 2016.
- [7] Ćapajna, M., et al., 'Low-temperature atomic layer deposition-grown  $\text{Al}_2\text{O}_3$  gate dielectric for GaN/AlGaIn/GaN MOS HEMTs: Impact of deposition conditions on interface state density', Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, 35, (1), pp. 01A107, 2017.
- [8] Seok, O., et al., 'High on/off current ratio AlGaIn/GaN MOS-HEMTs employing RF-sputtered  $\text{HfO}_2$  gate insulators', Semiconductor science and technology, 28, (2), pp. 025001, 2012.
- [9] Wang, H., et al., "AlGaIn/GaN MIS-HEMTs with high quality ALD- $\text{Al}_2\text{O}_3$  gate dielectric using water and remote oxygen plasma as oxidants." IEEE Journal of the Electron Devices Society 6, pp.110-115, 2017.
- [10] Judd, J., "Fabrication and characterization of high-k  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  capacitors." In Journal of the Microelectronic Engineering Conference, vol. 24, no. 1, p. 28. 2018.
- [11] Dingemans, G., et al., 'Influence of the deposition temperature on the c-Si surface passivation by  $\text{Al}_2\text{O}_3$  films synthesized by ALD and PECVD', Electrochemical and Solid-state letters, 13, (3), pp. H76, 2009.
- [12] Ofiare, A., et al., 'Investigation of Plasma Induced Etch Damage/Changes in AlGaIn/GaN HEMTs', International Journal of Nanoelectronics and Materials Volume 14 (Special Issue), pp. 29-33, 2021.