E

Diamond Field-Effect Transistors With V₂O₅-Induced Transfer Doping: Scaling to 50-nm Gate Length

Kevin G. Crawford[®], James D. Weil, Pankaj B. Shah, Dmitry A. Ruzmetov, Mahesh R. Neupane, Khamsouk Kingkeo, A. Glen Birdwell, and Tony G. Ivanov

Abstract—We report on the fabrication and measurement of hydrogen-terminated diamond field-effect transistors (FETs) incorporating V_2O_5 as a surface acceptor material to induce transfer doping. Comparing a range of gate lengths down to 50 nm, we observe inversely scaling peak output current and transconductance. Devices exhibited a peak drain current of ~700 mA/mm and a peak transconductance of ~150 mS/mm, some of the highest reported thus far for a diamond metal semiconductor FET (MESFET). Reduced sheet resistance of the diamond surface after V_2O_5 deposition was verified by four probe measurement. These results show great potential for improvement of diamond FET devices through scaling of critical dimensions and adoption of robust transition metal oxides such as V_2O_5 .

Index Terms—2-D hole gas (2DHG), diamond metal semiconductor field-effect transistor (MESFET), drain-induced barrier lowering (DIBL), electronic devices, gate length, power, radio frequency (RF), surface transfer doping, V₂O₅.

I. INTRODUCTION

▼NTEREST in the diamond material system for electronic applications has rapidly increased in recent years, becoming a global scale area of interest. With its ultrawide band-gap of 5.47 eV, extremely high thermal conductivity of >20 W cm⁻¹ K⁻¹ and intrinsically high breakdown field of 10 MV/cm, diamond is a promising candidate in achieving next-generation high-power electronic devices [1]-[4]. Progress in this area has been typically hindered by the lack of mature doping techniques and on-going development of novel fabrication strategies to overcome the challenges in working with diamond [5]. The U.S. Army Research Laboratory is investing in the development of surface transfer-doped diamond field-effect transistors (FETs) for radio frequency (RF) and power applications [6]–[8]. Surface transfer doping offers an alternative to substitutional doping that alleviates the challenges of introducing impurity dopants into diamond's tightly packed carbon lattice. Historically, spontaneous accumulation

The authors are with the CCDC U.S. Army Research Laboratory, Adelphi, MD 20783 USA (e-mail: k.g.crawf@gmail.com).

Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2020.2989736

of volatile atmospheric adsorbents on the hydrogen-terminated diamond surface when exposed to air has provided the necessary surface acceptor states for transfer doping [1], [9]. However, this method of transfer doping is highly sensitive to environmental conditions such as temperature, humidity, and molecular composition of the adsorbents [8], [9]. More recent results demonstrate enhanced surface transfer doping utilizing high electron affinity transition metal oxides, such as V_2O_5 . When in intimate contact with the hydrogen-terminated diamond surface, these high electron affinity materials will prompt the transfer of electrons from the diamond, acting as an electron accepter. This process leaves behind corresponding holes within the diamond, forming a 2-D hole gas (2DHG) beneath the surface [8], [10], [11]. This approach of encapsulation with a transition metal oxide has been incorporated into our diamond metal semiconductor FET (MESFET) designs, improving output current density and stability of devices. By reducing gate length (L_g) , peak output current and transconductance are improved significantly.

II. EXPERIMENTAL

A single crystal diamond sample with (100) surface orientation and 4 mm \times 4 mm dimensions was obtained from Element Six. The substrate was first cleaned in H₂SO₄:NHO₃, to remove any metallic and organic contaminants, and then hydrogen terminated in a CVD diamond growth reactor. The substrate was then coated with 100 nm thermally evaporated Au as a sacrificial layer both to form ohmic contacts and to protect the hydrogen-terminated surface. Electrical isolation of devices was performed by patterning and etching the Au sacrificial layer between regions using a KI₂ solution. At this point, the exposed diamond surface is treated in O₂ plasma to remove hydrogen termination in these areas. Probe pads consisting of Ti/Au were written and deposited to overlap the Au ohmic metal and provide a more robust contact. The source-drain region of each device was then patterned and etched using a KI₂ solution with carefully controlled dilution and temperature. Gate dimensions of 50, 100, 200, 400, and 800 nm were defined by e-beam lithography and a metal gate-stack of Al/Pt/Au 50/25/45 nm was deposited. A similar process flow can be found in [6]. Each device had two gates with a combined width of 50 μ m and a

Manuscript received March 3, 2020; revised April 13, 2020; accepted April 19, 2020. Date of publication May 6, 2020; date of current version May 21, 2020. The review of this article was arranged by Editor G. Ghione. (*Kevin G. Crawford and James D. Weil contributed equally to this work.*) (*Corresponding author: Kevin G. Crawford.*)



Fig. 1. Optical image of a diamond MESFET and pictorial cross section of the channel.

spacing of ~300 nm from gate to source/drain. Dimensions were verified by scanning electron microscopy (SEM). The substrate was then encapsulated with 40 nm V_2O_5 by thermal evaporation, provided by Blue Wave Semiconductors Inc. A 350 °C *in situ* anneal was performed prior to deposition to drive off atmospheric molecules from the diamond surface. Evidence suggests this anneal step is crucial for stability of the V_2O_5 work function [8]. Fig. 1 shows an optical image and cross section of one FET device.

III. RESULTS

Plots of peak drain current and transconductance for 37 devices with gate lengths ranging from 50 to 800 nm are shown in Fig. 2. DC characterization was carried out using GGB Industries ground-signal-ground probes with 50- μ m pitch and a Keysight B1500 parametric analyzer. Measurement of peak values were taken at $V_{ds} = -4$ V and $V_{gs} = -3$ V. A clear trend between reduced gate length and increased current (I_d)/transconductance (g_m) is observed, with small dispersion between data points indicating good yield across the substrate relative to what is typically observed on



Fig. 2. Summary of peak output current and transconductance for 37 devices of various gate lengths. $V_{ds} = -4$ V, $V_{qs} = -3$ V.

Gate length (nm)

hydrogen-terminated diamond. The highest I_d and g_m values plotted are 525 mA/mm and 153 mS/mm, respectively. Four probe measurement of a van der Pauw (VDP) structure on the substrate showed a reduction in sheet resistance from 14.2 to 6.8 k Ω/\Box after deposition of V₂O₅, a decrease consistent with other such reported results [11], [12]. Measurement of the V₂O₅ film resistance via an isolation structure on the substrate showed ~20 G Ω /mm.

Fig. 3 shows normalized I-V output characteristics for four FET devices with gate lengths of 50, 100, 200, and 400 nm. Peak output current at $V_{gs} = -3$ V and $V_{ds} = -4$ V for each device scaled inversely with gate length, ranging from ~500 to ~270 mA/mm, due to reduced L_g resulting in a decreased depletion region beneath the Al gate contact [13]. Likewise, OFF-state behavior significantly worsens as L_g moves toward smaller dimensions due to a reduced ability to deplete the diamond 2DHG.

Gate leakage for the 50-nm device at peak output current was $\sim 1 \,\mu$ A/mm. A sharp increase in gate current was observed when attempting to reach the pinch-off state, increasing to ~4.8 mA/mm at $V_{\rm gs}$ = 2 V. This effect was permanent, resulting in increased gate leakage for any subsequent sweeps. Although the exact mechanism is unclear, this could be related to hot carrier injection in which carriers gain sufficient energy to overcome the potential barrier formed by the diamond:Al interface [14]. Other reported work has suggested the formation of a native oxide under the Al contact, evidenced by a TEM cross section of the gate showing a 7-nm amorphous layer between the Al and diamond [15]. In this instance, the gate interface may have been compromised to some extent by the preanneal of 350 °C used in the deposition of V₂O₅. Further work will be needed to investigate. This may be improved by incorporation of a high-quality gate dielectric, as shown here [16].

600 600 L_g = 50 nm L_g = 100 nm a) b) 500 500 V_{gs} = -3 V V_{gs} = -3 V (mm/Ym) ^p 200 l_d (mA/mm) 400 300 Δ = 0.5 V Δ = 0.5 V 200 = 2 V 100 100 = 2 \ 0 0 0 1 2 3 4 5 6 2 3 4 5 6 0 1 - V_{ds} (V) - V_{ds} (V) 600 600 $L_{g} = 200 \text{ nm}$ $L_{g} = 400 \text{ nm}$ c) d) 500 500 (mm/Ym) ^p 200 l_d (mA/mm) 400 300 = -3 V 200 Δ = 0.5 V $\Delta = 0.5 V$ 100 100 V_{gs} = 2 V $V_{gs} = 2 V$ 0 0 2 3 4 5 6 2 3 4 5 6 0 1 0 1 – V_{ds} (V) - V_{ds} (V)

Fig. 3. V output plots for devices of four different gate lengths of (a) 50, (b) 100, (c) 200, and (d) 400 nm. $V_{gs} = 2$ to -3 V and $V_{ds} = 0$ to -4 V.

Fig. 4 shows transfer characteristics for the same four FET devices shown in Fig. 3, with gate lengths of 50, 100, 200, and 400 nm. Again, transconductance is seen to scale inversely with gate length. Although g_m is similar between the 100-and 50-nm gated devices at ~140 mS/mm, some instability can be seen in the trace for the smaller gate length. Increasing L_g beyond 100 nm showed reduced transconductance, down to ~100 mS/mm and with a flatter distribution for the 400-nm gate. Interestingly, measurements shown in Fig. 4 exhibit higher peak drain current than those in Fig. 3. This phenomenon was consistent and repeatable, in which sweeping the gate voltage at a constant drain bias would produce higher drain current than the reverse. This effect is potentially related to charge trapping. By satisfying trap states with a constant value of V_{ds} , a small increase in output current is seen.

A summary of extracted parameters for each device discussed is displayed in Table I. Values for ON-resistance (R_{ON}) were calculated from the linear low-field region of each device at $V_{gs} = -3$ V. Contact resistance (R_c) and sheet resistance (R_{sheet}) were measured from TLM and VDP structures on the substrate. From this, access resistance (R_{access}) was determined by the dimensions of the device. The resistance beneath the gate contact (R_{ch}) was calculated as

$$R_{\rm ch} = R_{\rm ON} - (2R_c + 2R_{\rm access}) \tag{1}$$

TABLE I
SUMMARY OF EXTRACTED PARAMETERS FOR EACH GATE LENGTH

L _g (nm)	50	100	200	400
$R_{on}(\Omega.mm)$	6	6.8	7.7	10.4
$R_c(\Omega.mm)$	0.9			
$R_{sheet}\left(\Omega/\square\right)$	6813			
$R_{access}\left(\Omega.mm\right)$	2.04			
$R_{ch}(\Omega.mm)$	0.1	0.92	1.82	4.42
I _{d peak} (mA/mm)	500	450	380	270
g _{m peak} (mS/mm)	141	138	125	100
$V_{th}(V)$	1.51	0.96	0.69	0.28

This assumes contact resistance is identical between contacts and access resistance is mirrored on either side of the gate due to the self-aligned nature of the fabrication process used. Threshold voltage (V_{th}) was extrapolated from the linear region of the transfer characteristics in Fig. 4. As L_g moves toward lower values, an increase in V_{th} is observed as channel pinchoff becomes harder to achieve. In this instance, V_{th} is more representative of the ON–OFF ratio for smaller devices that do not pinch-off. These values are relatively in close agreement for a V₂O₅-doped MOSFET with L_g of 250 nm, reported

2272



Fig. 4. Transfer characteristics for devices of four different gate lengths of (a) 50, (b) 100, (c) 200, and (d) 400 nm. $V_{gs} = 2$ to -3 V, $V_{ds} = 0$ to -4 V. Dashed line shows I_d and solid line shows g_m .

here [17]. While the substrate for this MOSFET exhibited lower sheet resistance, ON-resistance was notably higher due to increased contact and access resistance.

A capacitance–voltage curve (C-V) was taken for a 400-nm gate length device, plotted in Fig. 5. Arrows indicate the direction of the sweep. Maximum gate capacitance was measured at 1.15 μ F/cm² for $V_g = -3$ V. A relatively small hysteresis shift between sweeps indicates a moderate amount of charge trapping at the gate:diamond interface. This may be influenced by the hydrogen termination, resulting in an increased density of states at the surface if hydrogen is lost. Defects within either the diamond surface or the gate material may also impact trapping.

Equation (2) shows the relationship between $R_{\rm ON}$ and effective mobility ($\mu_{\rm eff}$) [18], [19], where C_g is the measured gate capacitance and $R_{\rm sd}$ is the sum of contact and access resistances. For a capacitance of 1.15 μ F/cm² extracted from a 400-nm L_g device, effective mobility can be estimated as 23.5 cm² V⁻¹ s⁻¹. Ideally, a much larger gate length would provide greater accuracy when calculating effective mobility in this manner due to uniformity of carriers beneath the gate. As such, the calculated value remains an estimate.

$$R_{\rm oN} = \frac{L_g}{W_g \times \mu_{\rm eff} \times C_g \times (V_{\rm gs} - V_{\rm th})} + R_{\rm sd}$$
(2)



Fig. 5. *C*–*V* measurement for a device of $L_g = 400$ nm. $V_g = -3$ to 2 V. Arrows indicate direction of the sweep.

For traditionally doped semiconductors, in which resistivity remains relatively consistent across the substrate, sheet hole density (p) can then be determined by the following equation:

$$\mu_{\rm eff} = \frac{1}{qpR_{\rm sheet}} \tag{3}$$



Fig. 6. -V output for a 50-nm gate device. $V_{ds} = 0$ to -10 V and $V_{gs} = -3$ to 2 V.

Taking the measured value for R_{sheet} and the electron charge constant q (1.6 × 10⁻¹⁹ C), sheet hole density is then estimated as 3.9×10^{13} cm⁻². These values for carrier density and mobility are within the typical ranges reported for transition metal oxide doping of hydrogen-terminated diamond [8]. However, the value for carrier density calculated from (3) is an approximation due to the probable difference in sheet resistance between the access regions and beneath the gate contact. In a transfer-doped diamond MESFET, the electron accepting medium (in this case V₂O₅) is not present under the gate. Therefore, while unknown, the carrier density beneath the gate is very likely to differ from that of the access regions.

Further biasing a 50-nm device to $V_{\rm ds} = -10$ V achieved a peak drain output of ~700 mA/mm (Fig. 6). OFF-state performance significantly worsens as the small gate length struggles to modulate the high current. These values for drain current are substantially higher than those reported elsewhere for a diamond V₂O₅ FET [17], [20], [21]. Both I_d saturation and channel pinch-off could not be achieved prior to gate failure. In this instance, performance is limited by gate instability and short channel effects as evidenced by the change in $V_{\rm th}$ with decreased gate length. As L_g is reduced, the device turns on at a more positive gate voltage. This is in part due to the relatively small access regions resulting in trapezoidal regions at both the source and drain forming a channel below the depletion region of the small gate contact. In a planar FET, decreasing gate length also results in drain-induced barrier lowering (DIBL) [22]. This effect is further exacerbated by increased drain voltage, as can be seen for $V_{gs} = 2$ V in Fig. 6. An example of DIBL is shown in Fig. 7. At these small dimensions, increasing drain bias can result in V_{ds} induced shift of $V_{\rm th}$ for the device. As $V_{\rm ds}$ increases further, the drain will have a growing influence on the OFF-state performance. A comparative study of MESFET devices on diamond, down to 50-nm gate length, has previously been reported [23]. In that work, the smallest device exhibited



Fig. 7. Diagrammatic example of DIBL, showing smaller (solid line) and larger (dashed line) gate lengths. For the small gate length, increasing drain bias will begin to reduce the potential barrier formed by the gate.



Fig. 8. *I*–*V* output for a 200-nm L_g device, 17 iterations of $V_{ds} = -4$ V, $V_{gs} = -3$ V with 5-min intervals.

better control of the OFF-state leakage current. However, this was likely due to the significantly larger access regions and lower carrier density which resulted in 54% lower peak drain current.

To demonstrate stability of the V₂O₅-induced transfer doping with repeat measurement, a device of 200-nm L_g was swept 17 times at intervals of 5 min between sweeps. Plotted in Fig. 8, at peak I_d ($V_{ds} = -4$ V, $V_{gs} = -3$ V) a standard deviation of 3.1 mA/mm was observed. This stability of the V₂O₅-doped channel under electric fields is highly promising and was also suggested here [21].

Prior work has demonstrated the hygroscopic nature of transition metal oxides such as V_2O_5 , resulting in reduced work function of the material over time when exposed to

ambient atmosphere [8], [24]. To observe any degradation in transfer doping of the diamond, sheet resistance measurements were taken over a period of 11 days while the sample was periodically moved between a probe station and N_2 box. The results showed a 12% increase in sheet resistance over the time period measured. This effect of reduced transfer doping efficiency for V_2O_5 and MoO_3 has been discussed here [8], with an observed reduction in carrier concentration of the diamond due to the oxides degrading work function in ambient air. Hermetic encapsulation of the transition metal oxide to isolate from atmosphere is thus recommended to maintain conductivity.

IV. CONCLUSION

Diamond FETs with V_2O_5 as a transfer doping medium and a range of gate lengths down to 50 nm were fabricated and characterized. We observe a significant improvement in peak output current up to ~700 mA/mm and a peak transconductance of ~150 mS/mm, when compared to what has been reported thus far. Due to encapsulation with V_2O_5 , device stability with repeat measurement is achieved. However, isolation of the oxide film from atmosphere is still required. This work demonstrates the performance gains which can be achieved through scaling of critical dimensions and adoption of transition metal oxides for the production of diamond FET devices. Further work will look to improve upon gate formation and combat short channel effects, which have a detrimental impact on OFF-state performance at such small gate lengths.

ACKNOWLEDGMENT

The authors wish to thank Dr. Bradford B. Pate of the Naval Research Laboratory for his insightful advice and for performing hydrogen termination of the diamond surfaces used in this study. Research performed in part at the National Institute of Standards and Technology (NIST) Center for Nanoscale Science and Technology NanoFab.

REFERENCES

- C. J. H. Wort and R. S. Balmer, "Diamond as an electronic material," *Mater. Today*, vol. 11, nos. 1–2, pp. 22–28, Jan./Feb. 2008, doi: 10.1016/ S1369-7021(07)70349-8.
- [2] K. Hirama, H. Takayanagi, S. Yamauchi, Y. Jingu, H. Umezawa, and H. Kawarada, "High-performance p-channel diamond MOSFETs with alumina gate insulator," in *IEDM Tech. Dig.*, vol. 873, Dec. 2007, pp. 873–876, doi: 10.1109/IEDM.2007.4419088.
- [3] J. J. Wang *et al.*, "Comparison of field-effect transistors on polycrystalline and single-crystal diamonds," *Diamond Rel. Mater.*, vol. 70, pp. 114–117, Nov. 2016, doi: 10.1016/j.diamond.2016.10.016.
- [4] M. Kasu and T. Oishi, "Recent progress of diamond devices for RF applications," in *Proc. IEEE Compound Semiconductor Integr. Circuit Symp. (CSICS)*, Oct. 2016, pp. 1–4, doi: 10.1109/CSICS.2016.7751060.
- [5] A. Mainwood, "Theoretical modelling of dopants in diamond," J. Mater. Sci., Mater. Electron., vol. 17, no. 6, pp. 453–458, Jun. 2006, doi: 10. 1007/s10854-006-8091-x.

- [6] T. G. Ivanov, J. Weil, P. B. Shah, A. G. Birdwell, K. Kingkeo, and E. A. Viveiros, "Diamond RF transistor technology with ft=41 GHz and fmax=44 GHz," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2018, pp. 1461–1463, doi: 10.1109/MWSYM.2018.8439521.
- [7] P. B. Shah, J. Weil, A. G. Birdwell, and T. Ivanov, "Charge trapping analysis of high speed diamond FETs," *MRS Adv.*, vol. 2, no. 41, pp. 2235–2240, 2017, doi: 10.1557/adv.2017.141.
- [8] K. G. Crawford *et al.*, "Thermally stable, high performance transfer doping of diamond using transition metal oxides," *Sci. Rep.*, vol. 8, no. 1, pp. 1–9, Dec. 2018, doi: 10.1038/s41598-018-21579-4.
- [9] F. Maier, M. Riedel, B. Mantel, J. Ristein, and L. Ley, "Origin of surface conductivity in diamond," *Phys. Rev. Lett.*, vol. 85, no. 16, pp. 3472–3475, Oct. 2000, doi: 10.1103/PhysRevLett.85.3472.
- [10] S. A. O. Russell *et al.*, "Surface transfer doping of diamond by MoO₃: A combined spectroscopic and Hall measurement study," *Appl. Phys. Lett.*, vol. 103, no. 20, Nov. 2013, Art. no. 202112, doi: 10.1063/1.4832455.
- [11] K. G. Crawford *et al.*, "Enhanced surface transfer doping of diamond by V₂O₅ with improved thermal stability," *Appl. Phys. Lett.*, vol. 108, no. 4, Jan. 2016, Art. no. 042103, doi: 10.1063/1.4940749.
- [12] C. Verona, W. Ciccognani, S. Colangeli, E. Limiti, M. Marinelli, and G. Verona-Rinati, "Comparative investigation of surface transfer doping of hydrogen terminated diamond by high electron affinity insulators," *J. Appl. Phys.*, vol. 120, no. 2, Jul. 2016, Art. no. 025104, doi: 10. 1063/1.4955469.
- [13] H. Kawarada, M. Aoki, and M. Ito, "Enhancement mode metalsemiconductor field effect transistors using homoepitaxial diamonds," *Appl. Phys. Lett.*, vol. 65, no. 12, pp. 1563–1565, Sep. 1994, doi: 10. 1063/1.112915.
- [14] E. Takeda, Y. Nakagome, H. Kume, and S. Asai, "New hot-carrier injection and device degradation in submicron MOSFETs," *IEE Proc. I Solid State Electron Devices*, vol. 130, no. 3, p. 144, 1983, doi: 10.1049/ip-i-1. 1983.0026.
- [15] M. Kubovic, M. Kasu, Y. Yamauchi, K. Ueda, and H. Kageshima, "Structural and electrical properties of H-terminated diamond fieldeffect transistor," *Diamond Rel. Mater.*, vol. 18, nos. 5–8, pp. 796–799, May 2009, doi: 10.1016/j.diamond.2009.01.020.
- [16] X. Yu, J. Zhou, C. Qi, Z. Cao, Y. Kong, and T. Chen, "A high frequency hydrogen-terminated diamond MISFET With f_T/f_{max} of 70/80 GHz," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1373–1376, Sep. 2018, doi: 10.1109/LED.2018.2862158.
- [17] D. A. Macdonald, K. G. Crawford, A. Tallaire, R. Issaoui, and D. A. J. Moran, "Performance enhancement of Al₂O₃/H-diamond MOSFETs utilizing vacuum annealing and V₂O₅ as a surface electron acceptor," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1354–1357, Sep. 2018, doi: 10.1109/LED.2018.2856920.
- [18] W. Wang *et al.*, "Diamond based field-effect transistors with SiN_x and ZrO₂ double dielectric layers," *Diamond Rel. Mater.*, vol. 69, pp. 237–240, Oct. 2016, doi: 10.1016/j.diamond.2016.04.014.
- [19] D. K. Schroder, Semiconductor Material and Device Characterization. New York, NY, USA: Wiley, 1998.
- [20] C. Verona *et al.*, "V₂O₅ MISFETs on H-terminated diamond," *IEEE Trans. Electron Devices*, vol. 63, no. 12, pp. 4647–4653, Dec. 2016, doi: 10.1109/TED.2016.2617362.
- [21] C. Verona *et al.*, "Stability of H-Terminated diamond MOSFETs with V₂O₅/Al₂O₃ as gate insulator," *IEEE Electron Device Lett.*, vol. 40, no. 5, pp. 765–768, May 2019, doi: 10.1109/LED.2019.2903578.
- [22] T. A. Fjeldly and M. Shur, "Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFETs," *IEEE Trans. Electron Devices*, vol. 40, no. 1, pp. 137–145, Jan. 1993, doi: 10.1109/ 16.249436.
- [23] S. Russell, S. Sharabi, A. Tallaire, and D. A. J. Moran, "RF operation of hydrogen-terminated diamond field effect transistors: A comparative study," *IEEE Trans. Electron Devices*, vol. 62, no. 3, pp. 751–756, Mar. 2015, doi: 10.1109/TED.2015.2392798.
- [24] A. Kuruvila *et al.*, "Organic light emitting diodes with environmentally and thermally stable doped graphene electrodes," *J. Mater. Chem. C*, vol. 2, no. 34, pp. 6940–6945, 2014, doi: 10.1039/C4TC01224K.