

Janneck, R., Nowack, T. S., De Roose, F., Ali, H., Dehaene, W., Heremans, P., Genoe, J. and Rolin, C. (2019) Integration of highly crystalline C8-BTBT thin-films into simple logic gates and circuits. Organic Electronics, 67, pp. 64-71. (doi:10.1016/j.orgel.2019.01.010)

There may be differences between this version and the published version. You are advised to consult the publisher's version if you wish to cite from it.

http://eprints.gla.ac.uk/193462/

Deposited on: 21 August 2019

Enlighten – Research publications by members of the University of Glasgow_ http://eprints.gla.ac.uk

Accepted Manuscript

Integration of highly crystalline C8-BTBT thin-films into simple logic gates and circuits

Robby Janneck, Thomas S. Nowack, Florian De Roose, Hany Ali, Wim Dehaene, Paul Heremans, Jan Genoe, Cedric Rolin

PII: S1566-1199(19)30016-3

DOI: https://doi.org/10.1016/j.orgel.2019.01.010

Reference: ORGELE 5061

To appear in: Organic Electronics

Received Date: 12 September 2018

Revised Date: 7 January 2019

Accepted Date: 8 January 2019

Please cite this article as: R. Janneck, T.S. Nowack, F. De Roose, H. Ali, W. Dehaene, P. Heremans, J. Genoe, C. Rolin, Integration of highly crystalline C8-BTBT thin-films into simple logic gates and circuits, *Organic Electronics* (2019), doi: https://doi.org/10.1016/j.orgel.2019.01.010.

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.





3 Integration of Highly Crystalline C8-BTBT Thin-Films into Simple Logic Gates and Circuits 4

Robby Janneck*^{1,2}, Thomas S. Nowack¹, Florian De Roose^{1,2}, Hany Ali¹, Wim Dehaene², Paul
Heremans^{1,2}, Jan Genoe^{1,2}, Cedric Rolin*¹

8 R. Janneck^{1,2}, T. S. Nowack¹, F. De Roose^{1,2}, H. Ali¹, Prof. W. Dehaene², Prof. P. Heremans^{1,2},
9 Prof. Jan Genoe^{1,2}, Dr. C. Rolin¹

¹ IMEC, Kapeldreef 75, Leuven B-3001, Belgium

² KU Leuven, ESAT, Kasteelpark Arenberg 10, Leuven B-3001, Belgium

12 [*] E-mail: robby.janneck@imec.be; cedric.rolin@imec.be

Keywords: organic semiconductors; single crystal; contact resistance; photolithography; ringoscillator

16

13

1

2

7

17

18 ABSTRACT

19 Highly crystalline organic thin films possess the charge carrier mobilities needed for high-performance, low-cost flexible electronics. However, only few reports exist that show the 20 integration of these films into short-channel organic circuits. This work describes the 21 22 integration of highly crystalline layers of the thermally and chemically fragile small molecule 23 C₈-BTBT. Thin films of this material are processed by a combination of zone-casting and 24 homoepitaxial vacuum evaporation and display an average charge carrier mobility of 7.5 25 cm^2/Vs in long channel transistors. The integration of these films into a circuit technology 26 based on a 5 µm channel-length bottom-gate bottom-contact transistor topology results in 27 inverters with gains up to 40 as well as a robust 19-stage ring oscillator. This circuit requires 28 the simultaneous operation of 80 TFTs and displays a stage delay of 40 µs, resulting in an operating frequency of 630 Hz at an operating voltage of 10 V. With the help of circuit 29 30 modelling, we quantify the relationship between the speed of ring oscillators and the contact 31 resistance of individual transistors. Indeed, the successful integration of highly-crystalline 32 layers with high intrinsic mobility stresses the need for advances in contact engineering.

33 1. INTRODUCTION

Organic thin film transistors (TFTs) are widely studied as potential candidates for next generation flexible, large area electronics[1–5]. Especially their good p-type conductivity makes them a promising match with n-type-only metal-oxide TFTs for flexible integrated circuits[6,7]. Recent advances in molecular design and fabrication techniques have led to mobilities in the range of 10 cm²/Vs[8–12], similar to amorphous metal-oxide semiconductors such as indium-gallium-

zinc-oxide (IGZO)[7,13]. Improved fabrication techniques typically target enhanced order in the 39 40 organic thin films [10,12,14–19]. The resulting films display excellent crystallinity and high 41 intrinsic charge carrier mobility. However, most of these efforts have utilized long channel 42 transistors for electrical characterization in order to avoid adverse contact effects on the thin film mobility extraction[20,21]. Yet, as recently reminded by Klauk[22], the full exploitation of these 43 44 highly performing thin films into devices operated at high frequency requires downscaling of the 45 channel length. Only very few reports combine the benefits of highly crystalline thin films with the 46 advantages of short channel lengths and demonstrate high frequency operation[23,24]. One major 47 reason for this deficiency stems from the fragile nature of organic semiconductors, which are easily 48 destroyed by conventional photolithography[25]. Although several orthogonal photoresist systems 49 have been proposed to achieve photolithographic patterning of the fragile organic layer without 50 degradation [23-29], these have seldom been demonstrated on highly crystalline thin films of 51 organic semiconductors for circuit applications.

52 Here, we developed a process flow to integrate highly crystalline organic thin films of C_8 -53 BTBT. This material was chosen as a benchmark due to its commercial availability and its well-54 studied properties, including high reported intrinsic charge carrier mobilities[12,30,31]. Moreover, 55 C_8 -BTBT thin films are notoriously fragile, both chemically and thermally, making their integration a challenge which further validates our approach. The films are fabricated by our recently 56 57 developed lateral homo-epitaxial growth method that combines zone-casting and evaporation in high-vacuum to deliver highly uniform thin films with cm-long single-crystalline domains[12]. 58 59 These films are then patterned while retaining their morphology and electrical performance. We 60 integrate these films in a fully patterned process flow, demonstrating working inverters and 19-stage 61 ring oscillators. The inverters reached gains up to 40 with good yield and reproducibility. The ring 62 oscillator achieved a stable operating frequency of 630 Hz at an operating voltage of 10 V, 63 corresponding to a stage delay of 40 µs. We show that the frequency is limited by the contact 64 resistance inherent to the system.

65 2. EXPERIMENTAL SECTION

66

2.1. Integration of highly crystalline organic thin films

As detailed in the Results section, different types of substrates were used throughout this study. Prior to organic semiconductor layer growth, all substrates were cleaned sequentially in heated ultra-sonic baths of detergent, de-ionized water, acetone and isopropanol. After a 15' UV/ozone treatment, the substrate surfaces were immediately modified with adequate selfassembled monolayer treatment(s) that ensure proper wetting during zone-casting and passivates the

CCEPTED MANUSCRIPT good electrical characteristics[32]. 72 C₈-BTBT dielectric surface (2.7 to ensure 73 Dioctyl[1]benzothieno[3,2-b][1]benzothiophene) was supplied by Sigma Aldrich and purified prior 74 to usage in a tri-zone purification oven. Solutions were prepared in anhydrous heptane (from Sigma 75 Aldrich, 99%). The solution coatings were performed using a home-built zone-casting setup as 76 previously described[33]. All experiments were done at room temperature at a coating speed of 77 20 µm/s. Afterwards, additional 50 nm C₈-BTBT was thermally evaporated in an ultra-high vacuum chamber at a deposition rate of 0.2 Å/s and substrate temperature of 22°C to achieve a closed, 78 79 highly crystalline thin film as previously described [12]. Subsequently, photolithographic patterning 80 was done using a non-fluorinated, chemically amplified, i-line photoresist system[29]. Oxygen 81 plasma reactive ion etching was used to remove the exposed organic thin film. The active area of 82 the organic thin film is protected by the photoresist system during this step. Afterwards, the 83 remaining photoresist is stripped from the sample.

For easy electrical characterization of the thin films, we used common-bottom-gate/top-84 85 contact transistors based on 3x3 cm highly doped silicon substrates with a 170-nm thick thermally grown SiO₂, resulting in a capacitance of $C_i = 20.3 \text{ nF/cm}^2$ (see Figure S1a-f for schematic). After 86 substrate cleaning, the SiO₂ was modified by exposure to a vapor of phenethyl(trichloro)silane 87 (PETS; from Sigma Aldrich, 98%) for 1h in a vacuum oven heated at 140°C. The C₈-BTBT thin 88 89 film was deposited as described in the previous section. Subsequently, source and drain contacts 90 were deposited by vacuum evaporation through a shadow mask. For contacts, 6 nm 2,2'-91 (perfluoronaphthalene-2,6-divlidene)dimalononitrile (F₆-TCNNQ) and 50 nm gold were deposited at a deposition rate of 0.2 Å/s and 1 Å/s, respectively. The transistor channel width was 2035 µm, 92 93 while the channel length varied between 200 μ m and 40 μ m. The channel was aligned in the coating 94 direction, so that the initial zone-cast ribbons fully bridge the gap between the source and drain 95 contacts. To ensure good electrical characteristics [20,21], the samples were annealed in a nitrogen-96 filled glove box at a mild temperature of 50°C for 10 hours. Afterwards, the individual transistors 97 were patterned by photolithography as described in the previous section. Reference devices were 98 separated by scratching the organic film with a thin needle to create islands of similar shape as the 99 islands defined by photolithography. A total of 320 TFTs were fabricated and measured per sample 100 which includes 40 TFTs for each channel length.

101

2.2. Integrated devices: transistor, inverters and ring oscillators

 $3x3 \text{ cm}^2$ on silicon 102 Integrated devices were fabricated substrates using а 103 metal/insulator/metal stack defined by conventional photolithography[34] (see Figure S1g-l for 104 schematic). After substrate cleaning, the gate electrode (2 nm Ti/ 100 nm Au) was thermally-105 evaporated and patterned by lift-off. Afterwards, a 100-nm thick Al₂O₃ layer was deposited by

atomic layer deposition and serves as the gate dielectric with a capacitance of $C_i = 80.3 \text{ nF/cm}^2$. 106 After patterning vias through the dielectric by wet-etching, the source and drain electrodes (5 nm 107 MoO_x/ 30 nm Au) were deposited and patterned by lift-off. The integrated transistor channel width 108 109 was 420 µm, while the channel length varied between 100 µm and 2 µm. Channel lengths for all the 110 transistors in inverters are 5 µm. The channel width for the inverters using the pseudo-CMOS diode-load design are T_1 : 155 µm, T_2 : 1474 µm, the pull-up and pull-down transistors have the same 111 112 dimensions $T_{PU}=T_{PD}$: 1474 µm. In the pseudo-CMOS zero-V_{GS}-load design the dimension of T₁ and T_2 are inversed. The same dimensions are used in the ring oscillators. After cleaning and UV ozone 113 114 treatment of the substrates, we first treated the Au electrodes with 2,3,4,5,6-Pentafluorothiophenol 115 (PFBT) (from Sigma Aldrich, 97%) to improve charge injection[35,36] and wetting behavior during 116 zone-casting[32]. Afterwards, the Al₂O₃ dielectric was treated with n-Tetradecylphosphonic acid 117 (from Sigma Aldrich, 97%). Finally, the organic thin film was deposited and patterned as 118 previously described. The zone casting direction was aligned with the channel directions, so that the initial zone-cast ribbons fully bridge the gap between the source and drain contacts. A full 119 120 description of the fabrication flow for the integrated devices and circuits is given in Table S1 in the 121 Supporting Information.

122

2.3. Morphology and electrical characterization

Light microscope images were obtained using an Olympus AX70 microscope in reflected 123 light. AFM studies were done with a Bruker dimension edge scanning probe in tapping mode. 124 Electrical characterization of the individual TFTs and the inverters were done using an Agilent 125 Agt1500 in dry air. Field-effect mobilities were evaluated in the saturation regime using the 126 conventional transconductance analysis given by $\mu_{eff,sat} = (2L/W)(1/C_i)(\partial \sqrt{I_D}/\partial V_G)^2$, where C_i 127 is the gate capacitance per unit area. Threshold voltages are obtained by the intercept of the slope of 128 the current $I_D^{1/2}$, taken at the region of the mobility plateau, with the gate voltage axis. Saturation 129 130 measurements of the top-contact transistors were done on the common gate devices at a drain voltage of $V_D = -40$ V while sweeping the gate voltage from $V_G = 10$ V to $V_G = -40$ V, while the 131 bottom-contact transistors were measured a drain voltage of $V_D = -20$ V while sweeping the gate 132 voltage from $V_G = 20$ V to $V_G = -20$ V. Contact resistance measurements were done in the linear 133 regime at a drain voltage of $V_D = -1$ V. Electrical characterization of the ring oscillators were done 134 using an Agilent 4156C in ambient air. The oscillation was measured using a picoprobe 34A from 135 GGB Industries and an Agilent DSO6102A oscilloscope. The measurements were performed at 136 $V_{DD} = 5$ V and $V_{SS} = -V_{DD} = -5$ V. 137

139 **3. RESULTS AND DISCUSSION**

140

3.1. Integration of highly crystalline organic thin films

141 The patterning of the organic semiconductor is mandatory to ensure good electrical isolation and thereby avoid leakage currents that appear as high Off-currents in the TFT characteristics. First, 142 we optimized the photolithographic patterning process of highly crystalline organic layers. We 143 144 achieved patterned structures with very sharp edges that perfectly preserve the film morphology in 145 the areas protected by the resist and entirely remove it in the unprotected areas (Figure 1a). The minimum feature size is around 3 µm as shown in Figure 1b and c. This means that we can pattern 146 147 the C₈-BTBT layer down to island sizes of few micrometer. This resolution is sufficient to integrate 148 organic thin films into state of the art inverters and ring oscillators which only require 149 semiconductor islands in the range of few tens of micrometer.

150



151

Figure 1 Patterned C₈-BTBT films. (a) AFM image of the edge of a large structure showing a sharp feature edge. (b) AFM image of the smallest patterned structure sizes. (c) Topography along the black line of (b) showing patterning line widths of 3 μ m. Inset shows the molecular structure of C₈-BTBT.

156

157 To investigate the impact of photolithographic patterning on the electrical performance of the 158 highly-crystalline organic films, we fabricated bottom-gate/top-contact thin film transistors. The 159 process flow of the fabrication is schematically shown in Figure S1a-f. After the deposition of the highly crystalline C₈-BTBT organic thin film on the complete substrate using the lateral homo-160 161 epitaxial growth method[12], we deposit the source and drain electrodes by vacuum evaporation through shadow masks (Figure S1b). Depositing the electrodes ensures an easy fabrication process, 162 but limits the channel length of the transistor to 40 µm. The photoresist is then deposited, exposed 163 and developed (Figure S1c, d). After the etching of the unprotected organic thin film layer and the 164 165 subsequent stripping of the remaining photoresist (Figure S1e, f), we obtain individual transistors with photolithographically patterned organic thin film islands. In order to assess the influence of the 166

photolithographic steps on the electrical performance, reference samples were also fabricated in parallel but with organic thin film islands patterned by scratching with a thin needle. Note that depositing the electrodes before patterning the organic film ensures that the semiconductorelectrode interface is not influenced by the patterning process. Moreover, this yields the best alignment precision since photomasks are aligned by a high-precision system while the shadow masks are aligned by hand.

173 Figure 2 compares typical electrical characteristics of the photolithographically patterned thin 174 film transistors with reference devices. We achieved almost identical average device performance 175 for the samples that underwent the photolithographic patterning process as for the reference samples. The photolithographic patterning process is benign to the organic thin film, despite the 176 high fragility of C₈-BTBT thin films to processing conditions. For long channel length devices 177 $(L = 200 \,\mu\text{m})$, we obtain well-behaved transfer characteristics with high on-off ratios (>10⁷), on-set 178 and threshold voltages around 0 V and -5V respectively and small hysteresis (Figure 2a). The 179 180 effective mobility in the saturation regime shows a broad mobility plateau at 7.5 cm²/Vs over a large gate voltage range (Figure 2b), which indicates minimal non-linear contact effects and 181 validates the use of gradual channel approximation for mobility extraction[20,21,37]. Upon 182 decreasing channel lengths L, the effective mobility lowers down to 5 cm²/Vs at $L = 40 \mu m$, due to 183 the increased weight of contact resistance (Figure 1c). The evolution of effective mobility μ_{eff} with 184 185 channel length is fit by:

186

$$\mu_{eff} = \frac{\mu_{int}}{1 + \frac{L_{1/2}}{L}} \tag{1}$$

187 where μ_{int} is the intrinsic mobility of the thin film semiconductor without detrimental contact 188 effects, and $L_{1/2}$ is the channel length below which contact resistance dominates over channel 189 resistance[31,38,39]. The fit in Figure 2c delivers $\mu_{int} = 8.1 \text{ cm}^2/\text{Vs}$ and $L_{1/2} = 25 \,\mu\text{m}$. This relation 190 is also useful to extrapolate the effective mobility to channel lengths lower than what can be 191 achieved in practice with shadow mask patterning: At channel lengths of 5 μ m, we would only 192 obtain effective mobilities of about 1.4 cm²/Vs.



Figure 2 Comparison of typical electrical characteristics for C₈-BTBT films patterned by photolithography and scratched reference devices. No obvious difference is observed between lithographically patterned and reference devices. (a) Transfer curves in saturation and (b) the corresponding mobility versus gate voltage curves. (c) Extracted saturation mobility as a function of channel length. (d) Contact resistance R_CW extracted by the transfer line method, reaching values around 5 kΩcm. Each data point in (c) and (d) corresponds to the average value and spread of the measured 40 devices for each channel length.

193

The mobility drop in lower channel length and the relatively long $L_{1/2}$ indicates that contact 202 203 resistance affects the shortest devices despite the doped F₆-TCNNQ interlayer between the organic 204 semiconductor and the gold contact. The contact resistances is extracted using the transfer length 205 method (Figure 2d). It is minimal (~5 k Ω cm) at the highest gate voltage $V_G = -40$ V and then 206 typically increases with smaller $/V_G/$. These contact resistances values are among the lowest 207 published for C_8 -BTBT[35,40,41]. Only very thin films might be able to further reduce the contact resistance for top-contact devices[42]. As for the transfer curves, the contact resistance remains 208 209 unaffected by the patterning process: The photolithography does not cause damage to the 210 semiconductor/electrode interface. As this patterning process preserves both the organic thin film 211 and the contacts, then it also preserves the evolution of effective mobility with channel lengths in 212 Figure 2c. The device to device reproducibility is excellent, enabling the integration of these 213 devices into more complex circuits [43].

3.2. Integrated transistors ACCEPTED MANUSCRIPT

215 In this section, the optimized highly crystalline C₈-BTBT thin films described so far are 216 integrated into a circuit technology. The most straightforward integrated transistor topology is a 217 bottom-gate/bottom-contact architecture whose metal/insulator/metal stack is patterned by 218 photolithography prior to the deposition and patterning of the fragile organic thin film. This 219 coplanar transistor architecture is far easier to fabricate, but it also usually results in inferior electrical characteristics when compared to the staggered architectures, due to its lower charge 220 221 transfer area and its difficult doping of the contacts[44,45]. To somewhat alleviate these issues, we 222 chose a combination of MoO_x and Au for the source/drain electrodes as they have been shown to 223 result in increased carrier injection for p-type semiconductors, leading to lower contact resistances, 224 smaller threshold voltages and higher effective mobilities[40,46]. The simple fabrication of the 225 bottom-gate-bottom contact topology enables high yield. For example, its past implementation with 226 pentacene has already delivered fully operational, large and complex circuits (microprocessor with 227 3381 OTFTs)[47]. This topology therefore remains a viable route for integration of circuits with 228 large transistor count.

229 Figure 3 shows the electrical characteristics of the fully photolithographically patterned 230 bottom-gate/bottom-contact transistors with highly-crystalline organic semiconductor. We achieve a good switching behavior with high on-off ratios ($>10^7$) and onset voltages close to 0V in Figure 3a. 231 The mobility curves in Fig. 3b for long (100 µm) and short (5 µm) channel devices can be directly 232 233 compared to the mobility curves of the top contact device in Fig. 2b. This reveals a mobility loss 234 and a deepening of the threshold. This performance loss upon integration and downscaling is a 235 direct consequence of the higher contact resistance in the bottom-contact topology: it is about an 236 order of magnitude higher than for the top-contact architecture (Figure 3d), reaching values of 237 40 k Ω cm at the highest gate voltage.

238 Figure 3d also shows the channel resistance calculated for the intrinsic mobility of 239 $\mu_{int} = 7.5 \text{ cm}^2/\text{Vs}$ measured in the previous section. Thanks to this high mobility, the channel resistance of short channel bottom contact is well below the contact resistance. In consequence, 240 241 downscaling these high-mobility devices only marginally improves the on-current of the transistors, 242 as the total resistance of the transistor is fully dominated by the contact resistance. For example, 243 scaling the channel length by a factor 20 in Figure 3a only brings a two-fold increase in on current. 244 In consequence, the effective mobility extracted for these devices in Figure 3b using the standard 245 gradual channel approximation model has a severe channel length dependence and does not show a 246 clean broad plateau region above threshold. This model is ill-suited to fit transfer curves of contact 247 dominated thin film transistors[20,21]. Yet, we fit in Figure 3c the channel dependence of the effective mobility using Equation 1 with $\mu_{int} = 4.7 \text{ cm}^2/\text{Vs}$ and $L_{1/2} = 85 \,\mu\text{m}$. As channels shorter than $L_{1/2}$ are dominated by contact, this confirms that ~98% of the resistance of the 5 μ m long channel is encountered at the contacts. Indeed, contact resistance takes a very high toll in downscaled transistors based on highly crystalline films with high mobility. Unfortunately, improving charge injection in the bottom contact configuration is a challenge as it is difficult to propose contact-doping strategies that do not contaminate the semiconductor-dielectric interface or perturb the film growth.



Figure 3 Electrical results of fully integrated bottom-contact transistors. (a) Transfer curves in saturation and (b) the corresponding mobility versus gate voltage curves for short channel and long channel devices. The channel length only has a marginal influence on the current, as the device is severely contact limited. (c) Effective saturation mobility as a function of channel length. (d) Estimated contact resistance R_CW as extracted from the TLM measurements, reaching values around 40 kΩcm for the bottom contact-devices. R_CW is plotted as a function of charge density to allow comparison of the top and bottom contact topologies despite different insulators.

263

255

3.3. Integrated inverters

Despite the high price paid to contacts in individual transistors, we pursued their integration into circuits. Complex digital electronic circuits are usually built up from large amounts of logic gates, the simplest of which are inverters. The gain and noise margin extracted from inverter

characteristics are useful to quantify the robustness of the digital circuit to transistor parameter 268 269 variations[43]. The two most common inverter designs in the literature are the zero-V_{GS}-load and 270 the diode-load. The advantage of the zero-V_{GS}-load logic is its high noise margin and therefore 271 large circuit robustness, but it requires normally-on devices, that is a positive onset-voltage V_{on} in p-272 type logic. The advantage of the diode-load logic is its superior operation speed, but it requires 273 smaller variations during the fabrication process due to its smaller noise margin. To reduce the 274 variations from the thin film fabrication flow, we are using our previously developed lateral homo-275 epitaxial fabriation technique to fabricate highly crystalline thin films with small device-to-device 276 variations (<10%)[12]. Moreover, we employ pseudo-CMOS logic as it shifts the trip voltage 277 towards the middle of the supply rail. This guarantees a high gain and noise margin, hence a robust 278 technology with higher noise immunity for realizing large scale digital circuits[7,48]. But it comes 279 at the expense of a supplementary power supply rail; slower operation and a higher footprint. We 280 fabricated both the pseudo-CMOS zero-V_{GS}-load (Figure 4a) and pseudo-CMOS diode-load (Figure 281 4d) inverters, and compare their electrical characteristics. As in our previous work[6], critical 282 dimensions used for minimal line widths, overlay accuracy, line seperation etc. are defined by the 283 photolithographic patterning step and are chosen to be 5 µm. The channel lengths were therefore 284 also chosen to be 5 µm for all the transistors employed in the inverters and ring oscillators.

285



Figure 4 Inverter circuit design and measurements. (a) p-type pseudo-CMOS zero-V_{GS}-load circuit
 design and (b) the measured inverter curves of this design. (d) p-type pseudo-CMOS diode-load 10

289 circuit design and (e) the measured inverter curves of this design. (c) Small-signal voltage gain and 290 (f) noise margin of both inverter designs as a function of the supply voltage V_{DD} .

291 Figure 4b and e show the output voltage (V_{OUT}) vs. input voltage (V_{IN}) characteristics for both 292 the pseudo-CMOS zero-V_{GS}-load and pseudo-CMOS diode-load logic, respectively. Both designs 293 show a good rail-to-rail voltage inversion with trip voltages close to the middle of the supply rail, 294 especially for higher operating voltages V_{DD} and V_{SS} . Moreover, both designs already operate at low 295 voltages $V_{DD} = 2.5$ V. This is especially remarkable considering the not so high capacitance of the 296 gate dielectric and the low transistor threshold voltages. As expected, the pseudo-CMOS zero-V_{GS}-297 load design shows very steep switching from high to low output voltages. This results in small-298 signal voltage gains up to 40 in Figure 4c. The small signal voltage gain is probably limited by the 299 measurement resolution rather than its intrinsic performance, as we only measured at step sizes of 0.25 V. This high gain combined with the trip voltage close to the middle of the power rail results in 300 301 high noise margins up to 48% of V_{DD} (Figure 4f), which is close to the maximum possible noise 302 margin of 50%. The pseudo-CMOS diode-load design delivers gains that are one order of 303 magnitude lower than their zero-V_{GS} counterpart. Nevertheless, the trip voltage is also close to the 304 middle of the supply rail and therefore this logic also achieves very good noise margins of up to 305 29% of V_{DD} . Note that using a pseudo-CMOS logic, the theoretical noise margin limit is only half of 306 that of conventional logic. According to this definition, our relative noise margins are in fact only half as well, reaching values up to 24% and 14.5% of the supply voltage for the pseudo-CMOS 307 308 zero-V_{GS} and diode-load logic, respectively.

309 3.4. Integrated circuits

310 We used the same peudo-CMOS inverter structures in a 19-stage ring oscillator 311 configuration. As schematically shown in Figure 5d, an additional inverter stage is added after the 312 actual ring oscillator in order to reduce the load of the needle probe and therefore avoid influencing 313 the oscillation speed. With 4 transistors per stage, the 19-stage ring oscillators uses a total of 80 314 transistors. Note that most ring oscillators in the organic thin film transistor literature employ fewer 315 stages and therefore fewer transistors. Indeed, large ring-oscillators are more difficult to produce as 316 circuit yield decreases with increasing amount of stages[43]. Larger oscillators, however, constitute 317 a better benchmark to evaluate the ability of an integrated technology to deliver larger circuits[49]. 318 Figure 5a-c show optical images of a pseudo-CMOS diode-load ring oscillator structure. The zone 319 casting was performed perpendicular to the fingers of the interdigitated source and drain electrodes. 320 As seen previously[32], the bottom-contact electrodes have no influence on the film formation 321 during the coating process: Continous single-crystalline ribbons of C₈-BTBT completly bridge the 322 channel between the interdigitated fingers. The darker flakes on top of the ribbons in Figure 5c are

due to non-eptixial grains that form during regrowth on top of the single crystalline ribbons and do not impact charge transport at the interface with the dielectric. Finally, these pictures also show that the photolithographic patterning of the organic thin film is clean, leaving no defects or residues.

326 With the pseudo-CMOS diode-load design, we achieved a stable operation frequency around 327 630 Hz, corresponding to a stage delay of 40 μ s, at a voltage of $V_{DD} = 5$ V, (Figure 5e). Like the 328 inverters, the ring oscillator already shows stable operation at $V_{DD} = 2.5$ V with an oscillating 329 frequency of 180 Hz, corresponding to a stage delay of 140 µs. In the pseudo-CMOS design, the 330 actual operating voltage is the difference between V_{DD} and V_{SS} , thus, for comparison with standard 331 designs, the operating voltage of pseudo-CMOS ring oscillators is always twice the V_{DD} . The 332 pseudo-CMOS zero-V_{GS}-load design resulted in operating frequencies of 20 Hz that do not significantly increase with increasing V_{DD} . Although the inverters of this design show higher static 333 performance in Figure 4c and f, the dynamic performance of the pseudo-CMOS zero-V_{GS}-load logic 334 is much lower due to the large capacitance at the output node. Moreover, the zero-V_{GS}-load design 335 336 requires normally on transistors ($V_{on} > 0V$), but in our case, the transistors are normally off $(V_{on} < 0V)$ which further decreases the speed of the pseudo-CMOS zero-V_{GS}-load logic. 337





Figure 5 Fully patterned ring oscillators. (a), (b) bright field microscope images, (c) polarized light microscopy image. (d) Schematic of the measurement setup. (e) Measured signal output of the ring oscillator, resulting in an oscillating frequency of 630Hz. (f) Simulated dependency of the ring oscillator frequency on the intrinsic charge carrier mobility and contact resistance R_CW . BGBC are

344 the bottom-gate/bottom-contact devices used in this study. BGTC shows what would be possible 345 with the extracted contact resistance for bottom-gate/top-contact devices.

346

360

347 While we were able to obtain well-behaved robust large-scale ring oscillators at low 348 operating voltages, the resulting operating frequency remains an orders of magnitude lower than 349 what has been previously achieved[34]. This is not necessarily expected, considering the high intrinsic mobility of our highly crystalline C₈-BTBT thin films. The slower operation of our devices 350 is partially due to the choice of the slower pseudo-CMOS design. The contact resistance also plays 351 an important role in limiting the frequency. Indeed, when assuming a mobility of $\mu = 7.5$ cm²/Vs 352 353 and a threshold voltage of $V_{th} = -1V$, simple SPICE simulations predict operating frequencies 354 around 65 kHz for the exact same geometry and operating voltages as our actual pseudo-CMOS 355 diode load 19-stage ring oscillator. Hence, the real oscillator operates around 2 orders of magnitude 356 slower than ideally expected. The simulation already takes all the geometric parasitics, e.g. due to the overlap capacitance, into account. Therefore, the main cause for lower oscillating frequency is 357 358 the lower effective mobility due to contact resistance. The effective mobility can be calculated from the intrinsic mobility μ_{int} and the contact resistance R_c by: 359

$$\mu_{eff} = \mu_{int} \frac{1}{1 + \frac{\mu_{int}}{I} R_C W C_i (V_G - V_{th} - V_{DS})}$$
(2)

where C_i is the gate-dielectric capacitance, V_{th} is the threshold voltage and V_G and V_{DS} are the 361 applied gate and drain voltage, respectively[50]. During ring-oscillator operation, the T1 transistor 362 with $W/L = 155 \ \mu m/5 \ \mu m$ is the speed-defining device. It approximately reaches its highest current 363 when biased with $V_G = V_{DD}$ and $V_{DS} = V_{DD}/2$. Using Equation 2, the effective mobility of that device 364 is in the range of $\mu_{eff} = 0.075 \text{ cm}^2/\text{Vs}$, that is 2 orders of magnitude smaller than the mobility of the 365 366 long channel, top-contact devices in Figure 2b. Similar observations were already seen in the single transistor bottom-contact devices. Clearly, this reduced effective mobility of the bottom-367 368 gate/bottom-contact integrated transistors is responsible for the rather slow ring oscillator operation. 369 To achieve higher operating frequencies with the same geometry, one would have to significantly reduce the contact resistance by e.g. moving to a staggered transistor architecture, which poses 370 371 serious integration challenges.

We further elaborated the SPICE model of the pseudo-CMOS diode load 19-stage ring oscillator in order to fully assess the impact of contact resistance on circuit operation. In the model, we added additional resistors to every transistor to simulate the effect of contact resistance. The simulation, shown in Figure 5f, further confirms that the operating frequency is criticially dependent on the contact resistance. Two regions of operation are shown in the figure, separated by

a threshold contact resistance value. Below threshold, at very low contact resistance (e.g. $R_cW \sim$ 377 378 1 Ω cm), the contact resistance is still small compared to the channel resistance and frequency shows 379 a slow linear decrease with RcW. Also, in this plateau region, the frequency scales linearly with the 380 intrinsic charge carrier mobility of the thin film μ_{int} , as expected from theory. Above the threshold, 381 however, the operating freqency exponentially decreases with increasing contact resistances 382 resulting in a very sharp circuit speed drop. The value of the threshold becomes lower as the 383 intrinsic mobility increases, since devices using higher mobility thin films are more sensitive to contact effects. For example, in an oscillator based on a semiconductor with $\mu_{int} = 10 \text{ cm}^2/\text{Vs}$, the 384 385 expontential loss of frequency starts from $R_c W = 100 \Omega$ cm onwards. As a result, all frequency vs. 386 contact resistance characteristics fall onto each other once the contact resistance reaches typical 387 values observed in integrated organic thin film transistor of a few $k\Omega cm[31]$. Hence, the intrinsic 388 mobility of the organic semiconductor film has only a marginal effect on the expected ring 389 oscillator frequency. The simulation of our ring oscillator predicts a frequency around 500 Hz for the contact resistance extracted for our bottom-contact devices ($R_c W = 40 \text{ k}\Omega \text{cm}$ at $V_G = -V_{DD}$). This 390 fits very well the actual measured value of 630 Hz (plain star symbol in Figure 5f). 391

As seen in the comparison between the transfer length measurements of staggered and 392 393 coplanar (Figure 3d) transistor topologies, the integration of a bottom-gate/top-contact transistor 394 could reduce the contact resistance by about an order of magnitude and therefore increase the 395 operating frequency by a similar factor, provided that capacitive coupling between gate and 396 source/drain electrodes is maintained at the same level (hollow star symbol in Figure 5f). Even such 397 contact resistance in the range of few k Ω cm remains too high to take advantage of the enhanced 398 mobility of highly crystalline organic semiconductor films. In reality, exploiting the full potential of 399 these films would require contact resistance values smaller than 100 Ω cm, which is in the range of 400 the best values published in the field for simple, non-integrated devices[17,20]. Clearly, high-401 mobility semiconductors do not present a clear gain for integrated circuit applications, unless they 402 are accompanied by improvements in charge injection and extraction between the source/drain 403 electrodes and the semiconductor film[22].

This analysis is based on transistors with 5 μ m channel lengths. Moving to smaller channel lengths puts even stronger requirements on the contact resistance as this shifts the contact resistance threshold to exponential frequency loss towards lower and lower values (see Figure S2). Even with record contact resistances of a few tens of Ω cm, the speed gain conferred by smaller channel lengths is negligible. Figure S2 nevertheless reveals that the operating frequency still increases in the same proportion as the channel length decreases. This frequency gain is solely due to the lower 410 parasitic capacitances in the downscaled architecture, since in our model, all transistor dimensions
 411 are scaled with the same proportions.

412

413 **4. SUMMARY**

414 In this work, we discussed the integration of highly-crystalline, high-performance thin films of an organic semiconductor, C₈-BTBT, into simple logic gates and circuits. The C₈-BTBT is 415 processed by zone-casting followed by an homoepitaxial regrowth by vacuum evaporation, which 416 417 delivers high quality thin films with mm-long single crystal domains and an intrinsic charge carrier mobility of 7.5 cm^2/Vs . The patterning of such films using an orthogonal photolithography process 418 419 is well-suited for integration since it results in sharp patterns with no damage to the film 420 morphology or its electrical performance. We therefore fabricated organic transistors, inverters and 421 ring oscillators based on a bottom-gate/bottom-contact architecture with a channel length of 5 µm.

422 This integration inevitably leads to an elevation in contact resistance (in the range of 423 40 k Ω cm) and a corollary loss in effective mobility down to 0.1 cm²/Vs. Nevertheless, thanks to the 424 pseudo-CMOS architecture, the inverters show well-behaved voltage curves with full rail-to-rail 425 switching, small-signal gains as high as 40 and noise margins close to the theoretical optimum. 426 Furthermore, we successfully fabricated 19-stage ring oscillators based on 80 transistors with the 427 photolithographically patterned highly crystalline C₈-BTBT film. The oscillators reach frequencies around 600 Hz, corresponding to a stage delay of 40 μ s, at a supply voltage of $V_{DD} = -V_{SS} = 5$ V. Our 428 circuit simulations clearly show that the contact resistance is the limiting factor in the ring 429 430 oscillators and cancel the gains expected from the use of a high-performance semiconductor film. 431 Any effort aiming at the integration of OTFTs necessitates to match improvements in charge carrier 432 mobility of the semiconductor with improvements in the contact resistance of transistors. No gain 433 will be obtained from a mobility improvement only.

434

435 SUPPLEMENTARY INFORMATION

436 Supplementary information related to this article can be found at...

437 ACKNOWLEDGEMENTS

We acknowledge funding from the European Research Council under the European Seventh
Framework Programme (FP7/2007-2013) / ERC grant agreement n°320680 (EPOS CRYSTALLI)
and from the Research Foundation Flanders (FWO Vlaanderen) under the FWO-ARRS research

- 441 collaboration program / grant number G0B5914N (ORSIC-HIMA). F. De Roose thanks the Agency
- 442 for Innovation by Science and Technology in Flanders (IWT-Vlaanderen) for financial support. We
- 443 would like to thank Nippon Kayaku Co. for supplying the C_8 -BTBT used in this study.

444 **REFERENCES**

- 445 [1] R.A. Street, Thin-film transistors, Adv. Mater. 21 (2009) 2007–2022.
 446 doi:10.1002/adma.200803211.
- 447 [2] H. Klauk, Organic thin-film transistors, Chem. Soc. Rev. 39 (2010) 2643–2666.
 448 doi:10.1039/b909902f.
- 449 [3] H. Sirringhaus, 25th Anniversary Article: Organic Field-Effect Transistors: The Path Beyond
 450 Amorphous Silicon, Adv. Mater. 26 (2014) 1319–1335. doi:10.1002/adma.201304346.
- 451 [4] P. Heremans, A.K. Tripathi, A. de Jamblinne de Meux, E.C.P.P. Smits, B. Hou, G. Pourtois,
- G.H. Gelinck, Mechanical and Electronic Properties of Thin-Film Transistors on Plastic, and
 Their Integration in Flexible Electronic Applications, Adv. Mater. 28 (2016) 4266–4282.
 doi:10.1002/adma.201504360.
- 455 [5] K. Fukuda, T. Someya, Recent Progress in the Development of Printed Thin-Film Transistors
 456 and Circuits with High-Resolution Printing Technology, Adv. Mater. 29 (2017) 1602736.
 457 doi:10.1002/adma.201602736.
- 458 [6] K. Myny, S. Smout, M. Rockelé, A. Bhoolokam, T.H. Ke, S. Steudel, B. Cobb, A. Gulati,
- 459 F.G. Rodriguez, K. Obata, M. Marinkovic, D.-V. Pham, A. Hoppe, G.H. Gelinck, J. Genoe,
- W. Dehaene, P. Heremans, A thin-film microprocessor with inkjet print-programmable
 memory, Sci. Rep. 4 (2015) 7398. doi:10.1038/srep07398.
- 462 [7] K. Myny, The development of flexible integrated circuits based on thin-film transistors, Nat.
 463 Electron. 1 (2018) 30–39. doi:10.1038/s41928-017-0008-6.
- 464 [8] C. Mitsui, T. Okamoto, M. Yamagishi, J. Tsurumi, K. Yoshimoto, K. Nakahara, J. Soeda, Y.
 465 Hirose, H. Sato, A. Yamano, T. Uemura, J. Takeya, High-performance solution-processable
 466 N-shaped organic semiconducting materials with stabilized crystal phase, Adv. Mater. 26
- 467 (2014) 4546–4551. doi:10.1002/adma.201400289.

- 468 [9] H. Iino, T. Usui, J. Hanna, Liquid crystals for organic thin-film transistors., Nat. Commun. 6
 469 (2015) 6828. doi:10.1038/ncomms7828.
- 470 [10] B. Peng, Z. Wang, P.K.L. Chan, A simulation-assisted solution-processing method for a
 471 large-area, high-performance C 10 -DNTT organic semiconductor crystal, J. Mater. Chem. C.
 472 4 (2016) 8628–8633. doi:10.1039/C6TC03432B.
- 473 [11] A.F. Paterson, N.D. Treat, W. Zhang, Z. Fei, G. Wyatt-Moon, H. Faber, G. Vourlias, P.A.
 474 Patsalas, O. Solomeshch, N. Tessler, M. Heeney, T.D. Anthopoulos, Small
 475 Molecule/Polymer Blend Organic Transistors with Hole Mobility Exceeding 13 cm2V–1s–1,
 476 Adv. Mater. 28 (2016) 7791–7798. doi:10.1002/adma.201601075.
- 477 [12] R. Janneck, N. Pilet, S.P. Bommanaboyena, B. Watts, P. Heremans, J. Genoe, C. Rolin,
 478 Highly Crystalline C8-BTBT Thin-Film Transistors by Lateral Homo-Epitaxial Growth on
- 479 Printed Templates, Adv. Mater. 29 (2017) 1703864. doi:10.1002/adma.201703864.
- 480 [13] E. Fortunato, P. Barquinha, R. Martins, Oxide semiconductor thin-film transistors: A review
 481 of recent advances, Adv. Mater. 24 (2012) 2945–2986. doi:10.1002/adma.201103228.
- 482 [14] Y. Diao, B.C.-K. Tee, G. Giri, J. Xu, D.H. Kim, H.A. Becerril, R.M. Stoltenberg, T.H. Lee,
- G. Xue, S.C.B. Mannsfeld, Z. Bao, Solution coating of large-area organic semiconductor thin
 films with aligned single-crystalline domains, Nat. Mater. 12 (2013) 665–671.
 doi:10.1038/nmat3650.
- 486 [15] J. Soeda, T. Uemura, T. Okamoto, C. Mitsui, M. Yamagishi, J. Takeya, Inch-Size Solution487 Processed Single-Crystalline Films of High-Mobility Organic Semiconductors, Appl. Phys.
 488 Express. 6 (2013) 076503. doi:10.7567/APEX.6.076503.
- 489 [16] L. Yu, M.R. Niazi, G.O. Ngongang Ndjawa, R. Li, A.R. Kirmani, R. Munir, A.H. Balawi, F.
 490 Laquai, A. Amassian, Programmable and coherent crystallization of semiconductors, Sci.
- 491 Adv. 3 (2017) e1602462. doi:10.1126/sciadv.1602462.
- 492 [17] A. Yamamura, S. Watanabe, M. Uno, M. Mitani, C. Mitsui, J. Tsurumi, N. Isahaya, Y.
 493 Kanaoka, T. Okamoto, J. Takeya, Wafer-scale, layer-controlled organic single crystals for

- 494 ACCEPTED MANUSCRIPT high-speed circuit operation, Sci. Adv. 4 (2018) eaao5758. doi:10.1126/sciadv.aao5758.
- 495 [18] Y. Diao, L. Shaw, Z. Bao, S.C.B. Mannsfeld, Morphology control strategies for solution496 processed organic semiconductor thin films, Energy Environ. Sci. 7 (2014) 2145–2159.
 497 doi:10.1039/C4EE00688G.
- 498 [19] X. Zhang, J. Jie, W. Deng, Q. Shang, J. Wang, H. Wang, X. Chen, X. Zhang, Alignment and
 499 Patterning of Ordered Small-Molecule Organic Semiconductor Micro-/Nanocrystals for
 500 Device Applications, Adv. Mater. 28 (2016) 2475–2503. doi:10.1002/adma.201504206.
- 501 [20] T. Uemura, C. Rolin, T.H. Ke, P. Fesenko, J. Genoe, P. Heremans, J. Takeya, On the
 502 Extraction of Charge Carrier Mobility in High-Mobility Organic Transistors, Adv. Mater. 28
 503 (2016) 151–155. doi:10.1002/adma.201503133.
- 504 [21] E.G. Bittle, J.I. Basham, T.N. Jackson, O.D. Jurchescu, D.J. Gundlach, Mobility
 505 overestimation due to gated contacts in organic field-effect transistors., Nat. Commun. 7
 506 (2016) 10908. doi:10.1038/ncomms10908.
- 507 [22] H. Klauk, Will We See Gigahertz Organic Transistors?, Adv. Electron. Mater. 1700474
 508 (2018) 1700474. doi:10.1002/aelm.201700474.
- 509 [23] K. Nakayama, M. Uno, T. Uemura, N. Namba, Y. Kanaoka, T. Kato, M. Katayama, C.
- 510 Mitsui, T. Okamoto, J. Takeya, High-Mobility Organic Transistors with Wet-Etch-Patterned
- 511 Top Electrodes: A Novel Patterning Method for Fine-Pitch Integration of Organic Devices,

512 Adv. Mater. Interfaces. 1 (2014) 1300124. doi:10.1002/admi.201300124.

- 513 [24] M. Uno, N. Isahaya, B.-S. Cha, M. Omori, A. Yamamura, H. Matsui, M. Kudo, Y. Tanaka,
 514 Y. Kanaoka, M. Ito, J. Takeya, High-Yield, Highly Uniform Solution-Processed Organic
 515 Transistors Integrated into Flexible Organic Circuits, Adv. Electron. Mater. 3 (2017)
 516 1600410. doi:10.1002/aelm.201600410.
- 517 [25] A.A. Zakhidov, J.-K. Lee, J.A. DeFranco, H.H. Fong, P.G. Taylor, M. Chatzichristidi, C.K.
- 518 Ober, G.G. Malliaras, Orthogonal processing: A new strategy for organic electronics, Chem.
- 519 Sci. 2 (2011) 1178. doi:10.1039/c0sc00612b.

- 520 [26] A.A. Zakhidov, J.K. Lee, H.H. Fong, J.A. DeFranco, M. Chatzichristidi, P.G. Taylor, C.K.
- 521 Ober, G.G. Malliaras, Hydrofluoroethers as orthogonal solvents for the chemical processing
 522 of organic electronic materials, Adv. Mater. 20 (2008) 3481–3484.
 523 doi:10.1002/adma.200800557.
- 524 [27] S. Liu, A. Al-Shadeedi, V. Kaphle, C.-M. Keum, B. Lüssem, Patterning organic transistors
 525 by dry-etching: The double layer lithography, Org. Electron. 45 (2017) 124–130.
 526 doi:10.1016/j.orgel.2017.02.026.
- J. Jang, Y. Song, D. Yoo, C.K. Ober, J.-K. Lee, T. Lee, The development of fluorous
 photolithographic materials and their applications to achieve flexible organic electronic
 devices, Flex. Print. Electron. 1 (2016) 023001. doi:10.1088/2058-8585/1/2/023001.
- 530 [29] P.E. Malinowski, A. Nakamura, D. Janssen, Y. Kamochi, I. Koyama, Y. Iwai, A. Stefaniuk,
 531 E. Wilenska, C. Salas Redondo, D. Cheyns, S. Steudel, P. Heremans, Photolithographic
 532 patterning of organic photodetectors with a non-fluorinated photoresist system, Org.
 533 Electron. 15 (2014) 2355–2359. doi:10.1016/j.orgel.2014.07.005.
- 534 [30] H. Ebata, T. Izawa, E. Miyazaki, K. Takimiya, M. Ikeda, H. Kuwabara, T. Yui, Highly
 535 soluble [1]benzothieno[3,2-b]benzothiophene (BTBT) derivatives for high-performance,
 536 solution-processed organic field-effect transistors, J. Am. Chem. Soc. 129 (2007) 15732–
 537 15733. doi:10.1021/ja074841i.
- [31] C. Rolin, E. Kang, J. Lee, G. Borghs, P. Heremans, J. Genoe, Charge carrier mobility in thin
 films of organic semiconductors by the gated van der Pauw method, Nat. Commun. 8 (2017)
 14975. doi:10.1038/ncomms14975.
- [32] R. Janneck, P. Heremans, J. Genoe, C. Rolin, Influence of the Surface Treatment on the
 Solution Coating of Single-Crystalline Organic Thin-Films, Adv. Mater. Interfaces. 5 (2018)
 1800147. doi:10.1002/admi.201800147.
- 544 [33] R. Janneck, F. Vercesi, P. Heremans, J. Genoe, C. Rolin, Predictive Model for the Meniscus545 Guided Coating of High-Quality Organic Single-Crystalline Thin Films, Adv. Mater. 28

- 546 (2016) 8007–8013. doi:10.1002/adma.201602377.
- 547 [34] K. Myny, S. Steudel, S. Smout, P. Vicca, F. Furthner, B. Van Der Putten, a. K. Tripathi,
 548 G.H. Gelinck, J. Genoe, W. Dehaene, P. Heremans, Organic RFID transponder chip with
 549 data rate compatible with electronic product coding, Org. Electron. 11 (2010) 1176–1179.
 550 doi:10.1016/j.orgel.2010.04.013.
- 551 [35] C. Liu, Y. Xu, Y.-Y. Noh, Contact engineering in organic field-effect transistors, Mater.
 552 Today. 18 (2015) 79–96. doi:10.1016/j.mattod.2014.08.037.
- Y. Mei, D. Fogel, J. Chen, J.W. Ward, M.M. Payne, J.E. Anthony, O.D. Jurchescu, Interface
 engineering to enhance charge injection and transport in solution-deposited organic
 transistors, Org. Electron. 50 (2017) 100–105. doi:10.1016/j.orgel.2017.07.032.
- 556 C. Liu, G. Li, R. Di Pietro, J. Huang, Y.-Y. Noh, X. Liu, T. Minari, Device Physics of [37] Contact Issues for the Overestimation and Underestimation of Carrier Mobility in Field-557 558 Effect Transistors, Rev. 8 (2017)034020. Phys. Appl. doi:10.1103/PhysRevApplied.8.034020. 559
- 560 [38] M. Marinkovic, D. Belaineh, V. Wagner, D. Knipp, On the origin of contact resistances of
 561 organic thin film transistors, Adv. Mater. 24 (2012) 4005–4009.
 562 doi:10.1002/adma.201201311.
- [39] R. Rödel, F. Letzkus, T. Zaki, J.N. Burghartz, U. Kraft, U. Zschieschang, K. Kern, H. Klauk,
 Contact properties of high-mobility, air-stable, low-voltage organic n-channel thin-film
 transistors based on a naphthalene tetracarboxylic diimide, Appl. Phys. Lett. 102 (2013)
 233303. doi:10.1063/1.4811127.
- 567 [40] M. Kano, T. Minari, K. Tsukagoshi, Improvement of subthreshold current transport by
 568 contact interface modification in p-type organic field-effect transistors, Appl. Phys. Lett. 94
 569 (2009) 143304. doi:10.1063/1.3115826.
- 570 [41] T. Minari, P. Darmawan, C. Liu, Y. Li, Y. Xu, K. Tsukagoshi, Highly enhanced charge 571 injection in thienoacene-based organic field-effect transistors with chemically doped contact,

- 572 Appl. Phys. Lett. 100 (2012) 8–12. doi:10.1063/1.3690949.
- Q. Wang, J. Qian, Y. Li, Y. Zhang, D. He, S. Jiang, Y. Wang, X. Wang, L. Pan, J. Wang, X.
 Wang, Z. Hu, H. Nan, Z. Ni, Y. Zheng, Y. Shi, 2D Single-Crystalline Molecular
 Semiconductors with Precise Layer Definition Achieved by Floating-Coffee-Ring-Driven
 Assembly, Adv. Funct. Mater. 26 (2016) 3191–3198. doi:10.1002/adfm.201600304.
- 577 [43] S. De Vusser, J. Genoe, P. Heremans, Influence of transistor parameters on the noise margin
 578 of organic digital circuits, IEEE Trans. Electron Devices. 53 (2006) 601–610.
 579 doi:10.1109/TED.2006.870876.
- 580 [44] D.J. Gundlach, L. Zhou, J.A. Nichols, T.N. Jackson, P. V. Necliudov, M.S. Shur, An
 581 experimental study of contact effects in organic thin film transistors, J. Appl. Phys. 100
 582 (2006) 024509. doi:10.1063/1.2215132.
- 583 [45] C.-H. Shim, F. Maruoka, R. Hattori, Structural Analysis on Organic Thin-Film Transistor
 584 With Device Simulation, IEEE Trans. Electron Devices. 57 (2010) 195–200.
 585 doi:10.1109/TED.2009.2035540.
- 586 [46] D. Kumaki, T. Umeda, S. Tokito, Reducing the contact resistance of bottom-contact
 587 pentacene thin-film transistors by employing a MoO[sub x] carrier injection layer, Appl.
 588 Phys. Lett. 92 (2008) 013301. doi:10.1063/1.2828711.
- 589 [47] K. Myny, E. Van Veenendaal, G.H. Gelinck, J. Genoe, W. Dehaene, P. Heremans, An 8-bit,
 590 40-instructions-per-second organic microprocessor on plastic foil, IEEE J. Solid-State
 591 Circuits. 47 (2012) 284–291. doi:10.1109/JSSC.2011.2170635.
- 592 [48] T.C. Huang, K. Fukuda, C.M. Lo, Y.H. Yeh, T. Sekitani, T. Someya, K.T. Cheng, Pseudo593 CMOS: A design style for low-cost and robust flexible electronics, IEEE Trans. Electron
 594 Devices. 58 (2011) 141–150. doi:10.1109/TED.2010.2088127.
- 595 [49] H. Gold, A. Haase, A. Fian, C. Prietl, B. Striedinger, F. Zanella, N. Marjanović, R. Ferrini, J.
 596 Ring, K.-D. Lee, R. Jiawook, A. Drost, M. König, R. Müller, K. Myny, J. Genoe, U. Kleb, H.
- 597 Hirshy, R. Prétôt, J. Kraxner, R. Schmied, B. Stadlober, Self-aligned flexible organic thin-

- film transistors with gates patterned by nano-imprint lithography, Org. Electron. 22 (2015)
 140–146. doi:10.1016/j.orgel.2015.03.047.
- [50] D. Natali, M. Caironi, Charge injection in solution-processed organic field-effect transistors:
 Physics, models and characterization methods, Adv. Mater. 24 (2012) 1357–1387.
- 602 doi:10.1002/adma.201104206.
- 603

604 **The table of contents**

- 605
- 606 Keyword: organic semiconductors; single crystal; contact resistance; photolithography; ring
 607 oscillator
- 608
- 609 R. Janneck*, T. S. Nowack, F. De Roose, H. Ali, W. Dehaene, P. Heremans, Jan Genoe, C. Rolin*
- 610
- 611 **Title:** Integration of Highly Crystalline C8-BTBT Thin-Films into Simple Logic Gates and Circuits
- 612
- 613 ToC figure (130 mm broad \times 50 mm high)
- 614



- 617 Highlights:
- Integration of highly crystalline C8-BTBT thin films
- Inverters with high gain and robust 19-stage ring oscillators
- Circuit simulations show contact resistance is limiting performance

Keyword: organic semiconductors; single crystal; contact resistance; photolithography; ring oscillator

R. Janneck*, T. S. Nowack, F. De Roose, H. Ali, W. Dehaene, P. Heremans, Jan Genoe, C. Rolin*

Title: Integration of Highly Crystalline C8-BTBT Thin-Films into Simple Logic Gates and Circuits

ToC figure (130 mm broad \times 50 mm high)



Highlights:

- Integration of highly crystalline C8-BTBT thin films
- Inverters with high gain and robust 19-stage ring oscillators
- Circuit simulations show contact resistance is limiting performance