Watling, J. (2005) Simulations of Sub-100 nm Strained Si MOSFETs with High-k Gate Stacks. Computational Electronics, 3(39541), pp. 171-176.
Full text not currently available from Enlighten.
Item Type: | Articles |
---|---|
Status: | Published |
Refereed: | Yes |
Glasgow Author(s) Enlighten ID: | Watling, Dr Jeremy |
Authors: | Watling, J. |
College/School: | College of Science and Engineering > School of Engineering > Electronics and Nanoscale Engineering |
Journal Name: | Computational Electronics |
University Staff: Request a correction | Enlighten Editors: Update this record