Susanto, K.W. and Melham, T. (2001) Formally analyzed dynamic synthesis of hardware. Journal of Supercomputing, 19, pp. 7-22. (doi: 10.1023/A:1011132326153)
Full text not currently available from Enlighten.
Abstract
Dynamic hardware reconfiguration based on run-time system specialization is viable with FPGAs. The research challenge for formal verification is to help ensure the correctness of dynamically generated hardware. In this paper, the approach is to verify a specialization synthesis algorithm used to reconfigure FPGA designs at run-time. The verification approach is based on a deep embedding of a language for netlist and the relational hardware modeling style.
| Item Type: | Articles |
|---|---|
| Status: | Published |
| Refereed: | Yes |
| Glasgow Author(s) Enlighten ID: | UNSPECIFIED |
| Authors: | Susanto, K.W., and Melham, T. |
| College/School: | College of Science and Engineering > School of Computing Science |
| Journal Name: | Journal of Supercomputing |
| Publisher: | Kluwer Academic Publishers |
| ISSN: | 0920-8542 |
| ISSN (Online): | 1573-0484 |
University Staff: Request a correction | Enlighten Editors: Update this record
Altmetric
Altmetric