InAs FinFETs with $H_{fin} = 20$ nm fabricated using a top-down etch process

R. Oxland, X. Li, S.W. Chang, S.W. Wang, T. Vasen, P. Ramvall, R. Contreras-Guerrero, J. Rojas-Ramirez, M. Holland, G. Doornbos, Y.S. Chang, D.S. Macintyre, S. Thoms, R. Droopad, *Fellow*, *IEEE*, Y.-C. Yeo, *Member, IEEE*, C.H. Diaz, *Fellow, IEEE*, I.G. Thayne, and M. Passlack, *Fellow*, *IEEE*

Abstract — We report the first demonstration of InAs FinFETs with fin width W_{fin} in the range 25–35 nm, formed by inductively coupled plasma etching. The channel comprises defect-free, lattice-matched InAs with fin height $H_{fin} = 20$ nm controlled by the use of an etch stop layer incorporated into the device heterostructure. For a gate length $L_g = 1 \mu m$, peak transconductance $g_{m,peak} = 1430 \,\mu S/\mu m$ is measured at $V_d = 0.5$ V demonstrating that electron transport in InAs fins can match planar devices.

Index Terms—MOSFETs, FinFETs, high-mobility channel, semiconductor-metal interfaces, III-V semiconductor materials.

I. INTRODUCTION

N recent years, the performance potential of III-V N-MOSFETs with InAs or composite InGaAs/InAs channels for future CMOS applications has been demonstrated in the planar quantum well (OW) configuration [1-3]. As the CMOS IC industry moves into the sub-20 nm technology regime, FinFET technologies have shown significant promise [4] (alongside FDSOI [5]), and the aspect ratio trapping technique has been shown to enable the integration of high mobility channel materials onto a 300 mm silicon platform in a fin configuration [6,7]. Much attention has now turned to tri-gate devices with III-V channels. Significant advances in performance and understanding have been made in this area [8-12], including the first example of a replacement fin III-V FinFET on a 300 mm silicon platform [13]. Electron transport metrics such as injection velocity improve with increasing In mole fraction x in $In_xGa_{1-x}As$ approaching $4 \cdot 10^7$ cm/s for InAs [2] making an InAs channel particularly attractive for N-FETs.

We have previously demonstrated a planar InAs QW N-MOSFET technology [1], using MBE-grown device heterostructures lattice-matched to InAs substrates with 6.06 Å lattice constant with electrostatically induced extensions [14,15] and incorporating NiInAs source-drain

Manuscript received May 1, 2015

R. Oxland, S.W. Chang, S.W. Wang, T. Vasen, P. Ramvall, M. Holland, G. Doornbos and M. Passlack are with TSMC R&D Europe B.V., Kapeldreef 75, 3001 Leuven, Belgium (phone: +3216288115; e-mail: richard_oxland@tsmc.com).

Xu Li, D.S. Macintyre, S. Thoms and I. Thayne are with the School of Engineering, University of Glasgow, Glasgow G12 8LT, UK.

R. Contreras-Guerrero, J. Rojas-Ramirez and R. Droopad are with the Ingram School of Engineering, Texas State University, San Marcos, TX 78666, USA.

Y.S. Chang, Y.-C. Yeo and C.H. Diaz are with TSMC, No. 8. Li-Hsin Rd. VI, Hsinchu Science Park, Hsinchu 300-78, Taiwan, R.O.C.



Fig. 1. (a) The layer structure used in this work showing the pseudo-morphic InAlAs etch stop layer and (b) the process flow for the fabrication of InAs FinFETs, starting with the first step after MBE wafer growth.

(S-D) contacts [16]. The planar device heterostructure comprised the InAs channel layer, an In_{0.05}Al_{0.95}As_{0.20}Sb_{0.80} wide bandgap buffer layer to provide quantum confinement of the electrons to the channel and to isolate the channel from the conducting InAs substrate. A major concern when patterning narrow fin features in such a material system is the rapid and uncontrolled oxidation of Al-containing layers of Sb-based semiconductors on exposure to ambient conditions worse, oxidizing or etching chemistries) [17]. (or. Furthermore, isolation schemes are somewhat difficult to realize in 6.06 Å N-MOSFET technologies, due to the natural propensity of exposed InAs surfaces to conduct without proper passivation. Although the chosen material system poses tremendous challenges it is the only option to implement defect free InAs fins of relevant height in a topdown etch process due to relaxation of InAs on semiinsulating InP substrate for thicknesses exceeding 4-5 nm.

In this work, we developed and integrated the growth of an etch stop layer for a fin etch, consisting of 7 nm of pseudomorphically strained InAlAs between the channel and the buffer (Figure 1(a)), without which structural and electrical integrity of the nm-scale InAs fins could not be maintained. A process flow for depositing the high-k dielectric on {100} and {110} InAs surfaces was thus developed. We present successful demonstration of FinFETs with InAs channel and



Fig. 2. (a) SEM image of typical InAs FinFET with $L_g = 1 \mu m$, showing gate contact, spacer, etched fin array and S-D regions and (b) Data visualization from an AFM scan of the active device area, showing the 10 fin array and the S-D regions.

 $H_{\rm fin} = 20$ nm, fabricated on lattice-matched epi-layers for low-defectivity channel material and optimum performance. As the first devices of this kind, performance is degraded compared to the scaled and optimized planar technology in [1]. This is primarily due to surface passivation of the fin sidewalls, and process challenges and resulting limitations related to the highly reactive buffer layer, issues which are discussed below.

II. PROCESSING

The layer structure in Figure 1(a) was grown by MBE on a p-doped InAs substrate. A 500 nm thick wide bandgap buffer of lattice matched un-doped In_{0.05}Al_{0.95}As_{0.20}Sb_{0.80} was grown [15] to isolate the 20 nm un-doped InAs active layer, whose thickness ultimately determines the fin height, from the conducting substrate. The quaternary InAlAsSb was employed in preference to the ternary AlAsSb because it presented several improvements: top interface flatness with active layers above it, process and composition repeatability at the epitaxy stage, and increased oxidation resistance. Between the 20 nm InAs active layer and the 500 nm wide bandgap buffer, a pseudo-morphically strained In_{0.75}Al_{0.25}As layer was inserted, the composition of which was chosen to maximize the thickness of the layer while still providing confinement of the carriers at the back side of the fin channel. The active area (fin and S-D regions) was patterned using HSO resist and electron beam lithography (EBL). An inductively coupled plasma (ICP) CH₄:H₂:Cl₂:O₂ etch process was used to etch the fins, stopping in the InAlAs layer, maintaining acceptable sidewall profile and minimizing HSQ etch mask consumption. In this process step, care was required to avoid exposing the underlying InAlAsSb buffer layer. Following this, the HSQ was removed using a low power SF₆ RIE step. InAs active layer exposed surface preparation was conducted by removing the native oxide before controlled oxygen termination [18] followed by ALD deposition of a 5 nm ZrO₂ layer to form the gate dielectric. A Pd gate metal contact was then defined by EBL of a PMMA bilayer, electron beam evaporation (ebeam) and lift-off. Silicon nitride spacers were then fabricated using an ICP-CVD SiNx deposition process and an SF₆:N₂ RIE process [19]. The high-k layer was then etched



Fig. 3. (a) HAADF TEM cross-section image of typical InAs FinFET with $H_{fin} = 20 \text{ nm}$, average $W_{fin} = 25 \text{ nm}$ and $L_g = 1 \mu \text{m}$ and (b) HAADF TEM cross-section image of a single InAs fin with $H_{fin} = 20 \text{ nm}$, $W_{fin} = 25 \text{ nm}$, showing InAlAs etch stop layer, InAlAsSb wide bandgap buffer, high-k dielectric and gate metallization. The fin profile sidewall angle is 80°.

self-aligned to the gate and spacer using a SiCl₄ RIE process. Source regions were defined in a two-step process using the scheme described in [15]. First, EBL was used to define NiTi contacts which were annealed to form a low resistivity NiInAs metallic phase. Then, a TiAu contact layer to the NiInAs was defined by EBL and lift-off, Finally a 50 nm SiN_x layer was deposited as encapsulation and to form electrostatically induced extensions by pinning the surface Fermi energy inside the conduction band, thus inducing a sheet charge in the InAs QW. A schematic of the full process flow is shown in Figure 1(b).

III. RESULTS AND DISCUSSION

An SEM image of a typical device prior to contact processing is shown in Figure 2(a), where the fins, gate and S-D regions can be seen. The spacer region formed at the edge of the gate metallization is also visible. The AFM scan of Figure 2(b) more clearly shows the 10 fins between the source-drain regions. A TEM cross-section of the intrinsic device is shown in Figure 3. A lower magnification image where the 10 fin array is clearly visible is given in Figure 3(a), showing the PdAu gate metallization, the buffer layer and the substrate. A high magnification image of the cross-section of one fin is shown in Figure 3(b). The InAs fin



Fig. 4. (a) I_d -V_g of a typical device with $L_g = 1 \ \mu m$, $W_{fin} = 25 \ nm$, exhibiting $S_{min} = 148 \ mV/dec$ and $g_m = 650 \ \mu S/\mu m$, both at $V_d = 0.5 \ V$. (b) I_d -V_d of the same device with $V_g = -0.25 \ V$ to 0.50 V in steps of 50 mV.

height $H_{fin} = 20 \text{ nm}$ and average width $W_{fin} = 25 \text{ nm}$. Evidence of



Fig. 5. (a) I_d - V_g of a typical device with $L_g = 1 \ \mu m$, $W_{fin} = 35 \ nm$, exhibiting $S_{min} = 310 \ mV/dec$ and $g_m = 1430 \ \mu S/\mu m$, both at $V_d = 0.5 \ V$. (b) g_m - V_g of the same device.

some over-etch into the InAlAs etch stop layer during fin formation can be seen. A small degree of rounding at the top of the fin suggests partial consumption of the hard mask and

the slightly sloping sidewalls are indicative of the trade-off between etch depth control (to stop in the InAlAs layer) and etch process anisotropy [20].

In this study, InAs FinFET devices with fin widths between 25–35 nm were realized. Each device comprised 10 fins, each of which were of height $H_{fin} = 20$ nm, and the gate length, $L_g = 1 \mu m$. The source-drain regions were 3 μm wide, and the length of the un-gated fin extension and source-drain extensions were both 50 nm, giving a total gate-to-source distance of 100 nm. The access resistance of the device (the extrinsic resistance), not accounting for the un-gated fin extensions was measured to be $R_{acc} = 230 \Omega.\mu m$, based on evaluation of a TLM series of planar structures without gates and without any fin etch between the contacts. For the high-k gate stack, the EOT = 1.2 nm.

Figure 4 shows I_d - V_g at 50 mV and 0.5 V drain bias, and I_d - V_d characteristics of a typical InAs FinFET device with $W_{fin} = 25$ nm. Data are normalized to the combined perimeter of ten fins, as measured by TEM. Minimum sub-threshold swing $S_{min} = 148$ mV/dec was observed at $V_d = 0.5$ V. The minimum measured drain current $I_{d,min} = 110$ nA/µm, at $V_g = -0.5$ V. On-resistance $R_{on} = 1200 \ \Omega$.µm and $Q = g_m/S = 4.4$ [21]. The gate current is below $2 \cdot 10^{-8}$ A/µm over the entire measurement range. Drain-induced barrier lowering DIBL = 27 mV/V, comparing well with the planar data at similar gate length [1] (30 mV/V).

Figure 5 shows I_d -V_g characteristics of a typical InAs FinFET device with $W_{fin} = 35$ nm. At $V_d = 0.5$ V, this device demonstrates minimum sub-threshold swing $S_{min} =$ 310 mV/dec and peak extrinsic $g_m = 1430 \ \mu S/\mu m$. The minimum measured drain current $I_{d,min} = 8 \ \mu A/\mu m$, at $V_g = -0.5$ V. On-resistance for this device $R_{on} = 503 \ \Omega.\mu m$ and $Q = g_m/S = 4.8$. The gate current is below $2 \cdot 10^{-8} \ A/\mu m$ over the entire measurement range. The off-state degradation in this device is attributed to reduced gate control related to the relaxed fin width and the difference in D_{it} profiles on the {100} and {110} surfaces. The difference between on-state performance of the two devices can be attributed to processing induced effects in the extrinsic source-drain regions. After high-k etch on the narrower fins, some of the conducting volume is lost because of the over-etch required to ensure complete removal of the high-k in the S-D region Thus a higher $g_{m,ext}$ but degraded subthreshold slope is observed in the $W_{fin} = 35$ nm device and a reduced $g_{m,ext}$ but better subthreshold slope is obtained for the $W_{fin} = 25$ nm device.

Sub-threshold performance is degraded compared to the planar technology in [1] due to (a) higher D_{it} of the non-optimized high-k interface related to the RIE fin etch process and the {100}, {110} surfaces on the fin, and (b) process challenges and resulting limitations related to the highly reactive buffer layer. On-state performance is degraded compared to the planar technology [1] due to the

IABLE I BENCHMARK OF III-V FINFET DEVICES						
Ref.	InAs mole fraction	H _{fin} (nm)	W _{fin} (nm)	L _g (nm)	$\mathop{(\mu S/\mu m)}\limits^{g_m}$	S (mV/dec)
[7]	0.7	25	50	100	280	190
[8]	0.53	40	40	60	1100	95
[9]	0.53	20	30	80	1800	82
[10]	0.7	10	20	120	1620	114
[11]	0.53	16	40	200	-	150
[12]	0.53 ^a	9	40	30	1640	84
This work	1.0	20	25 35	1000 1000	650 1430	148 310
$[1]^b$	1.0	-	-	130	2720	85

Quoted g_m and S values extracted at $V_d = 0.5 V$ on the same device where given, otherwise not reported.

^aMole fraction averaged over total fin height, including InAs quantum well (3 nm) and $In_{0.3}Ga_{0.7}As$ cladding layers (6 nm in total).

^bPlanar device, included for comparison. InAs channel quantum well thickness is 10 nm.

higher access resistance. For comparison of this work with published state-of-the-art devices, Table I benchmarks key parameters for III-V FinFETs.

IV. CONCLUSION

We report on the fabrication process flow and results from the first demonstration of an unstrained InAs FinFET with $H_{fin} = 20$ nm. Measured $g_{m,peak} = 1420 \ \mu\text{S}/\mu\text{m}$ is comparable to that obtained for planar InAs channel devices [22] with identical $L_g = 1 \ \mu\text{m}$ and similar EOT (1.2 vs. 1.0 nm) suggesting that electron transport properties such as field effect mobility in fins of dimensions in the 25–35 nm range match planar InAs technology.

ACKNOWLEDGMENT

The authors would like to thank Dr. Y.C. Sun of TSMC for support and the staff of the James Watt Nanofabrication Centre at the University of Glasgow for their fabrication support.

REFERENCES

- $\label{eq:started_s$
- [2] J.A. del Alamo, "Nanometre-scale electronics with III-V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317-323, Nov. 2011.
- [3] S. Lee, C.-Y. Huang, D. Cohen-Elias, B.J. Thibeault, W. Mitchell, V. Chobpattana, S. Stemmer, A.C. Gossard and M.J.W. Rodwell, "Highly scalable raised source/drain InAs quantum well MOSFETs exhibiting $I_{ON} = 482 \ \mu A/\mu m$ at $I_{OFF} = 100 \ nA/mm$ and $V_{DD} = 0.5 \ V$," *IEEE Electron Device Lett.*, vol. 35, no. 6, 2014. DOI: 10.1109/LED.2014.2317146
- [4] S.-Y. Wu, C.Y Lin, M.C. Chiang, J.J. Liaw, J.Y. Cheng, S.H. Yang, S.Z. Chang, M. Liang, T. Miyashita, C.H. Tsai, C.H. Chang, V.S. Chang, Y.K. Wu, J.H. Chen, H.F. Chen, S.Y. Chang, K.H. Pan, R.F. Tsui, C.H. Yao, K.C. Ting, T. Yamamoto, H.T. Huang, T.L. Lee, C.H. Lee, W. Chang, H.M. Lee, C.C. Chen, T. Chang, R. Chen, Y.H. Chiu, M.H. Tsai, S.M. Jang, K.S. Chen and Y. Ku, "An enhanced 16nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu/low-k interconnect for low power and high performance applications," in *IEDM Tech. Dig.*, 2014. DOI: 10.1109/IEDM.2014.7046970
- [5] Q. Liu, B. DeSalvo, P. Morin, N. Loubet, S. Pilorget, F. Chafik, S. Maitrejean, E. Augendre, D. Chanemougame, S. Guillaumet, H. Kothari, F. Allibert, B. Lherron, B. Liu, Y. Escarabajal, K. Cheng, J. Kuss, M. Wang, R. Jung, S. Teehan, T. Levin, M. Sankarapandian, R. Johnson, J. Kanyandekwe, H. He, R. Venigalla, T. Yamashita, B. Haran, L. Grenouillet, M. Vinet, O. Weber, E. Josse, F. Boeuf, M. Haond, J.-L Bataillon, W. Kleemeier, T. Skotnicki, M. Khare, O. Faynot, B. Doris, M. Celik and R. Sampson, "FDSOI CMOS devices featuring dual strained channel and thin BOX extendable to the 10nm node," in *IEDM Tech. Dig.*, 2014. DOI: 10.1109/IEDM.2014.7047014
- [6] M.J.H. van Dal, G. Vellianitis, B. Duriez, G. Doornbos, C.-H. Hsieh. B.-H. Lee, K.-M. Yin, M. Passlack and C.H. Diaz, "Germanium p-channel FinFET fabricated by aspect ratio trapping," *IEEE Trans. Electron.* Devices, vol. 61, no. 2, pp. 430-436, 2014.
- [7] L. Czornomaz, E. Uccelli, M. Sousa, V. Deshpande, V. Djara, D. Caimi, M.D. Rossell, R. Erni and J. Fompeyrine, "Confined epitaxial lateral overgrowth (CELO): a novel concept for scalable Integration of CMOS-compatible InGaAs-on-insulator MOSFETs on large-area Si substrates," in *VLSI Tech. Dig. Tech. Papers*, 2015.
- [8] M. Radosavljevic, G. Dewey, D. Basu, J. Boardman, B. Chu-Kung, J.M. Fastenau, S. Kabehie, J. Kavalieros, V. Le, W.K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, L. Pan, R. Pillarisetty, W. Rachmady, U. Shah, H.W. Then and R. Chau, "Electrostatics improvement in 3-D tri-gate over ultra-thin body planar InGaAs quantum well field effect transistors with high-K gate dielectric and scaled gate-to-drain/gate-to-source separation," in *IEDM Tech. Dig.*, 2011.
- [9] T.-W. Kim, D.-H. Koh, C.-S. Shin, W.-K. Park, T. Orzali, C. Hobbs, W.P. Maszara and D.-H. Kim, "Lg = 80 nm tri-gate quantum well In_{0.53}Ga_{0.47}As metal-oxide-semiconductor field-effect transistors with Al₂O₃/HfO₂ gate stack," *IEEE Electron Device Lett.*, vol. 36, no. 3, 2015.
- [10] A.V. Thathachary, G. Lavallee, M. Cantoro, K.K. Bhuwalka, Y.-C. Heo, S. Maeda and S. Datta, "Impact of sidewall passivation and channel composition on In_xGa_{1-x}As FinFET performance," *IEEE Electron Device Lett.*, vol. 36, no. 2, pp. 117-119, 2015.
- [11] C.B. Zota, L.E. Wernersson and E. Lind, "In_{0.53}Ga_{0.47}As multiple gate field-effect transistors with selectively regrown channels," *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. 342-344, 2014.

- [12] S.H. Kim, M. Yokoyama, R. Nakane, O. Ichikawa, T. Osada, M. Hata, M. Takenaka and S. Takagi, "High performance sub-20 nm channel length extremely thin body InAs-on-insulator tri-gate MOSFETs with high channel effect immunity and V_{th} tunability," in *IEDM Tech. Dig.*, 2013. DOI: 10.1109/IEDM.2013.6724642
- [13] N. Waldron, C. Merckling, W. Guo, P. Ong, L. Teugels, S. Ansar, D. Tsvetanova, F. Sebaai, D.H. van Dorp, A. Milenin, D. Lin, L. Nyns, J. Mitard, A. Pourghaderi, B. Douhard, O. Richard, H. Bender, G. Boccardi, M. Caymax, M. Heyns, W. Vandervorst, K. Barla, N. Collaert and A.V.-Y. Thean, "An InP/InGaAs quantum well FinFET using the replacement fin process integrated in an RMG flow on 300mm Si substrates," in VLSI Tech. Dig. Tech. Papers, 2014. DOI: 10.1109/VLSIT.2014.6894349
- [14] R. Contreras-Guererro, S. Wang, M. Edirisooriya, W. Priyantha, J.S. Rojas-Ramirez, K. Bhuwalka, G. Doornbos, M. Holland, R. Oxland, G. Vellianitis, M. Van Dal, B. Duriez, M. Passlack,C.H. Diaz and R. Droopad, "Growth of heterostructures on InAs for high mobility device applications," *J. Crystal Growth*, vol. 378, pp. 117-120, 2013. DOI: 10.1016/j.jcrysgro.2012.12.125
- [15] J. S. Rojas-Ramirez, S. Wang, R. Contreras-Guerrero, M. Caro, K. Bhatnagar, M. Holland, R. Oxland, G. Doornbos, M. Passlack, C.H. Diaz and R. Droopad, "Al_xIn_{1-x}As_ySb_{1-y} alloys lattice matched to InAs (100) grown by molecular beam epitaxy," *J. Crystal Growth*, 425, pp. 33-38, 2015. DOI: 10.1016/j.jcrysgro.2015.02.013
- [16] R. Oxland, S.W. Chang, X. Li, S.W. Wang, G. Radhakrishnan, W. Priyantha, M.J.H. van Dal, C.H. Hsieh, G. Vellianitis, G. Doornbos, K. Bhuwalka, B. Duriez, I. Thayne, R. Droopad, M. Passlack, C.H. Diaz and Y.C. Sun, "An ultra-low resistance, ultra-shallow, metallic source-drain contact scheme for III-V NMOS," *IEEE Electron Device Lett.*, vol. 33, no. 4, pp. 501-503, 2012. DOI: 10.1109/LED.2012.2185919
- [17] O. Blum, K. M. Geib, M. J. Hafich, J. F. Klem and C. I. H. Ashby, "Wet thermal oxidation of AlAsSb latice matched to InP for optoelectronic applications," *Applied Physics Lett.*, vol. 68, no. 22, pp. 3129-3131, 1996. DOI: 10.1063/1.115800
- [18] C.H. Wang, S.W. Wang, G. Doornbos, G. Astromskas, K. Bhuwalka, R. Contreras-Guerrero, M. Edirisooriya, J.S. Rojas-Ramirez, G. Vellianitis, R. Oxland, M.C. Holland, C.H. Hsieh, P. Ramvall, E. Lind, W. C. Hsu, L.-E. Wernersson, R. Droopad, M. Passlack and C. H. Diaz, "InAs hole inversion and interface state density of 2 × 10¹¹ cm⁻²eV⁻¹ at HfO₂/InAs interfaces," *Applied Physics Lett.*, 103, p. 143510, 2013. DOI: 10.1063/1.4820477
- [19] X. Li, R.J.W. Hill, H. Zhou, C.D.W. Wilkinson and I.G. Thayne, "A low damage SiN sidewall spacer process for self-aligned sub-100 nm III-V MOSFETs", *Microelectronic Engineering*, 85(5-6), pp. 996-999, 2008. DOI: 10.1016/j.mee.2007.12.064
- [20] X. Li, O. Ignatova, M. Cao, U. Peralagu, M.J. Steer, M. Mirza, H. Zhou and I. Thayne, "10 nm vertical In_{0.53}Ga_{0.47}As line etching process for III-V MOSFET fabrication by using inductively coupled plasma (ICP) etch in Cl₂/CH₄/H₂ chemistry," in 26th International Microprocesses and Nanotechnology Conference, Hokkaido, Japan, 2013.
- [21] G. Doornbos and M. Passlack, "Benchmarking of III-V n-MOSFET maturity and feasibility for future CMOS," *IEEE Electron Device Lett.*, vol. 31, no. 10, pp. 1110-1112, 2010. DOI: 10.1109/LED.2010.2063012
- [22] S. W. Wang, T. Vasen, G. Doornbos, R. Oxland, S.-W. Chang, X. Li, R. Contreras-Guerrero, M. Holland, C.-H. Wang, M. Edirisooriya, J.S. Rojas-Ramirez, P. Ramvall, S. Thoms, D.S. MacIntyre, G. Vellianitis, C.H. Hsieh, Y.-S. Chang, K.M. Yin, Y.-C. Yeo, C.H. Diaz, R. Droopad, I.G. Thayne and M. Passlack, "Field Effect Mobility of InAs Surface Channel N-MOSFET with Low D_{it} Scaled Gate Stack," *IEEE Trans. Electron. Devices*, 62(8), pp. 2429-2436, 2015. DOI: 10.1109/TED.2015.2445854