

Monolithic Integration of an Active InSb-Based Mid-Infrared Photo-Pixel with a GaAs MESFET

Chengzhi Xie, Vincenzo Pusino, Ata Khalid, *Member IEEE*, Matthew J. Steer, Marc Sorel, Iain G. Thayne and David R. S. Cumming, *Fellow IEEE*

Abstract— Medium wavelength infrared detectors are of increasing importance in defense, security, commercial and environmental applications. Enhanced integration will lead to greater resolution and lower cost focal plane arrays. We present the monolithic fabrication of an active photo-pixel made in InSb on a GaAs substrate that is suitable for large-scale integration into a focal plane array. Pixel addressing is provided by the co-integration of a GaAs MESFET with an InSb photodiode. Pixel fabrication was achieved by developing novel materials and process steps including isolation etches, a gate recess etch and low temperature processes to make Ohmic contacts to both the GaAs and InSb devices. Detailed electrical and optical measurements in an FTIR demonstrated that the photodiode was sensitive to radiation in the 3 to 5 μm range at room temperature, and that the device could be isolated from its contacts using the integrated MESFET. This heterogeneous technology creates great potential to realize a new type of monolithic focal plane array of addressable pixels for imaging in the medium wavelength infrared range.

Index Terms—Monolithic integration, medium wavelength infrared photodetector, GaAs, InSb, imaging, focal plane array.

I. INTRODUCTION

Medium wavelength infrared (MWIR) or mid-IR detection technologies have a wide range of applications in gas sensing, security, defense, medical diagnosis, environmental and astronomical observations [1]. Antimonide-based semiconductors such as InSb, InAlSb, InAsSb and type-II InAs/GaSb superlattices are especially suitable for achieving high performance MWIR photodetectors due to their small

band gap or unique band-structure alignments [2-4]. In order to make an imaging device, such as a focal plane array (FPA), it is required that the photodiodes must be individually addressable using row and column decoding. For imaging at visible wavelengths this can be readily achieved by integration of silicon photodiodes and switching MOSFETs in a complementary metal oxide semiconductor (CMOS) process to form arrays of active pixels [5]. FPAs working in the MWIR require the integration of a small band gap semiconductor array of isolated photodiodes with a separate CMOS addressing chip known as a read-out integrated circuit (ROIC). Each photodiode must be individually connected to its own addressing circuit on the ROIC [6]. In order to make one-to-one connections between each photodiode and the addressing circuit on the ROIC, flip-chip bonding is used. Although this method has successfully produced large format FPAs, flip-chip bonding remains a difficult technology to scale when larger arrays of smaller pixels are desired for high resolution cameras at lower cost. The interconnections (indium bump bonds) and substrate alignment will both become more challenging. Furthermore, because of the large thermal expansion mismatch between the III-V and silicon chips, the resulting devices may only withstand a narrow range of operation and storage temperatures. If not carefully suppressed, considerable stress would be applied to the indium bumps during thermal cycles resulting in the possibility of connection failure [7]. Substrate thinning is a possible method to decrease the thermal mismatch [6], but at the expense of fabrication complexity.

Recently, antimonide-based photodetectors have been grown on a GaAs substrate by molecular beam epitaxy (MBE) and reported to have comparable performance to the devices grown on more expensive InSb and GaSb substrates [8-10]. In addition to providing a cost saving substrate, GaAs can be used as a functional material to fabricate transistors and realize an addressing circuit for the photodetectors. Although InSb-based transistors have been demonstrated [11], it is challenging to implement a device that can be fully turned off, therefore the GaAs MESFET is required to make an addressable pixel. Some similar designs where InAs photodiodes and InGaAs laser diodes were monolithically integrated with a GaAs MESFET have already been demonstrated [12, 13]. However, these devices are only suitable for use in the near and short wavelength infrared (SWIR) range ($< 3 \mu\text{m}$), and require

This work was supported by EPSRC under Grant EP/J018678/1 and EP/M01326X/1.

All authors are with the Electronics and Nanoscale Division in the School of Engineering at the University of Glasgow, Glasgow G12 8LT, U.K. (email: c.xie.1@research.gla.ac.uk; Vincenzo.Pusino@glasgow.ac.uk; Ata.Khalid@glasgow.ac.uk; Matthew.Steer@glasgow.ac.uk; Marc.Sorel@glasgow.ac.uk; iain.thayne@glasgow.ac.uk; David.Cumming.2@glasgow.ac.uk).

complex regrowth technology. Antimonide-based photodetectors, which are sensitive in the MWIR range, have never been successfully integrated with GaAs MESFETs before. Several challenges must be overcome to make such a device system possible.

In this work we require to make a MESFET adjacent to an InSb photodiode on a heterogeneous semiconductor substrate in order to form an active switchable pixel. The pixel architecture that we have successfully demonstrated is illustrated in Fig. 1. As can be seen in Fig. 1 several etches are required in order to: define the photodiode; expose the MESFET device layers; define the MESFET mesa; and form the MESFET gate recess. Furthermore, two distinct Ohmic contact methods are required to make the photodiode and the MESFET. All of the process steps must be achieved without exceeding a temperature of approximately 200 °C since antimony desorption will damage the device at higher temperatures [14, 15]. In order to make this possible we developed Ohmic contact structures suitable for low temperature annealing on a heterogeneous substrate. Electrical and optical characterization of the final integrated pixel device confirms the possibility of monolithic integration of GaAs based read-out circuits with InSb-based MWIR detectors.




Fig. 1. A sketch of the cross-section of the monolithically fabricated GaAs MESFET and InSb MWIR detector (not to scale).

Section II of this paper describes the layer structure of the integrated wafer and the device fabrication processes. Section III presents the characterization results of the pixel elements, MESFET I-V characteristics and the DC behavior of the InSb photodiode. The switching performance of the integrated pixel device was also evaluated in response to IR illumination. Conclusions from the work to date are presented in Section IV.

II. DEVICE FABRICATION

The layer structure used for this study was grown on a 3-inch semi-insulating (SI) GaAs substrate by MBE. Using a SI-GaAs substrate, a 500 nm thick undoped GaAs buffer layer, followed by a 200 nm thick Si doped GaAs channel layer with a donor density (N_D) of $1 \times 10^{17} \text{ cm}^{-3}$ was grown. A 300 nm thick layer of GaAs with $N_D = 2 \times 10^{18} \text{ cm}^{-3}$ was grown as a contact layer. A further 500 nm thick undoped GaAs buffer layer was grown to separate the MESFET active layers from the antimonide-based materials. In order to ease the large lattice mismatch (14.6 %) between GaAs and InSb, a 300 nm undoped GaSb buffer layer was then grown to allow relaxation of the strain. Photodiode performance is strongly reliant on successfully mitigating

lattice mismatch and the relaxation layer is critical to producing low defect density in the subsequently grown InSb layers. These details are shown in Fig. 2. Finally as shown in Fig. 1, a non-equilibrium InSb photodiode structure was grown including a 3 μm thick Te doped n+ contact layer, a 2.5 μm thick non-intentionally doped absorption layer, a 20 nm $\text{In}_{0.15}\text{Al}_{0.85}\text{Sb}$ barrier layer and a 500 nm thick Be doped p+ contact layer. The barrier layer between the p+ and the absorption layer was grown since it has been reported to block the flow of electrons between the two layers, therefore reducing the diode leakage and allowing operation at higher temperature [16]. The n-contact layer of the InSb photodiode was chosen to be 3 μm thick in order to further reduce the number of defects and threading dislocations, that tend to appear much more frequently near to the interface between the GaSb buffer and the InSb [17].




Fig. 2. Schematic diagram and scanning electron micrograph of a device after buffer layer etching and mesa isolation.

The InSb materials were etched using a citric acid – hydrogen peroxide etchant (33:2:80 $\text{C}_6\text{H}_8\text{O}_7:\text{H}_2\text{O}_2:\text{H}_2\text{O}$ by weight) to define the 45 μm diameter active area of the InSb photodiode at a rate of 20 nm/min. A photolithographic mask was used. Owing to its low etch rate ($< 1 \text{ nm/min}$) in the etchant, the GaSb buffer was used as an etch-stop layer permitting separate definition of the MESFET. The defined photodiode mesas were then passivated using low temperature inductively coupled plasma (ICP) deposited SiN_x .

In order to make the MESFET, the SiN_x passivation layer also functioned as a mask for GaSb buffer etching. Electron beam lithography (EBL - suitable for process prototyping) and PMMA resist was used to define the mask pattern. The SiN_x was etched using SF_6 in an Oxford-instruments System 100 RIE machine. We then used standard photoresist developer (Microposit MF-319) to etch the GaSb. The MF-319 does not etch GaAs hence the etch stopped uniformly above the MESFET device layers.

300 nm thick MicroChem polymethylglutarimide (PMGI) resist was then coated on the samples. After EBL and resist development, the samples were placed into a 13:1:156 orthophosphoric acid: $\text{H}_2\text{O}_2:\text{H}_2\text{O}$, by weight, solution to etch the GaAs buffer layer and reach the heavily n-type doped contact layer of the MESFET. In a further mask step, PMGI resist and the same etchant were then used for the mesa isolation of the

MESFET. Fig. 2 shows the cross-sectional view of a typical sample, illustrating the etch profiles that were obtained.

Having completed these etches for exposing the MESFET layer and device isolation of the photodiode and the MESFET, it was then necessary to form Ohmic contacts to both the photodiode and the MESFET. As already described, low resistance Ohmic contacts for the GaAs MESFET must be made by annealing at a temperature that is low enough to avoid degradation of the photodiode. A summary of the annealing temperature and electrical results for typical contact materials on GaAs is given in Table I.

TABLE I
SUMMARY OF OHMIC CONTACT DATA

Metallization	Anneal Temp (°C)	Resistivity ($\Omega \text{ cm}^2$)	Ref
Ni/AuGe	>360	$<1 \times 10^{-6}$	[18]
Ge/Ni/Al	500	1.4×10^{-6}	[19]
Cu/Ge	400	6.5×10^{-7}	[20]
Pd/Ge	250-325	0.8×10^{-6}	[21]
Pd/Ge/Au	150-175	1×10^{-6}	[22]

Clearly, Pd/Ge/Au is currently the only reported metallization system that can achieve good Ohmic behavior for an annealing temperature below 200°C. Although this Ohmic contact system has been applied to the fabrication of devices such as heterojunction bipolar transistors (HBT) and solar cells [23, 24], no attempt at using the process in conjunction with an antimonide-based device has been made.




Fig. 3. A schematic diagram of the metallization system used for Ohmic contact formation. The diagram on the right is an expanded view of the Au/Ge stack that was incorporated.

In this work a superlattice-like Au/Ge stack layer was inserted into the Pd/Ge/Au contact layer structure as shown in Fig. 3. Using this method the interdiffusion of Au and Ge could be optimized more precisely by adjusting the relative thickness of the Au and Ge layers in the Au/Ge stack. The layer thicknesses that we used are shown in Fig. 3.

The Ohmic contact patterns for the source and drain of the MESFET device were defined using EBL and a bi-layer PMMA process optimized for metal lift-off. A short O_2 plasma ash was used to remove any PMMA residue after resist development. Prior to metal evaporation the GaAs native oxide was removed by dipping the sample into 1:4 HCl:H₂O, by weight, followed by a DI water rinse. The Ohmic contact

metals were then deposited by evaporation and the source and drain contacts to the MESFET were formed by lift-off.

We annealed the MESFET contacts at 180 °C. At this low temperature it is possible to use a conventional laboratory oven such as would be used for pre-baking resists. Previous work [22] carried out the annealing in an inert gas (nitrogen). Since we do not have a suitable oven to control the gas environment, we developed an alternative method that gave consistent Ohmic contact performance and simultaneously prepared the resists for the next lithography stage.

Approximately 900 nm thick MicroChem LOR 10A resist was spun on the sample (see Fig. 4a). The sample was then baked in a 180 °C oven for 1hr which had the dual purpose of annealing the Ohmic contacts and pre-baking the resist. The LOR 10A was not removed, but rather was retained as the first layer of a bi-layer resist process that was used for MESFET gate formation. The same bi-layer PMMA resist that was used for the Ohmic contact metallization was then coated on to the LOR 10A layer. The PMMA layers are each baked for only 5 minutes at 180 °C, further contributing to the overall thermal budget of the contact anneal. The resistivity of the contacts was independently assessed using a circular transmission line model pattern [25]. A resistivity of approximately $2 \times 10^{-6} \Omega \text{ cm}^2$ was achieved.




Fig. 4. An illustration of LOR/PMMA gate recess resist, etch and metallization technology. (a) PMMA development (b) LOR development (c) Gate recess etch (d) metallization and lift-off.




Fig. 5. A scanning electron micrograph of the fabricated MESFET with 3 μm gate length and 100 μm width.

The MESFET gate was then written using EBL. The combination of the LOR 10A and PMMA gives rise to a considerable undercut as shown in Fig. 4 (the smaller undercut in the two PMMA layers is not shown). Two development stages were required: standard MIBK:IPA for the PMMA and then MF-319 for the LOR 10A. Gate recess etching was then carried out using a 30:1:33, by weight, $C_6H_8O_7:H_2O_2:H_2O$ citric acid etch. Since the recess etch requires precision in order to land on the channel layer, an iterative approach was used. The current flow through drain and source pads was monitored using a probe station after each iteration until the measured saturation current reached approximately 30 mA saturation current at $V_{ds} = 3$ V, at which it was determined that the highly doped contact layer was removed. Finally, in this self-aligned gate process, 20 nm of Ti and 100 nm Al was evaporated then lifted off in Microposit 1165 stripper to form the Schottky gate of MESFET. Fig. 5 shows a scanning electron micrograph (SEM) of the fabricated MESFET. The MESFET dimensions were 3 μm long by 100 μm wide.

After completion of the MESFET, Ohmic contacts were made on the InSb photodiode. After a lithographic step windows were etched into the SiN_x passivation layer using the same SF_6 plasma etch as described previously. The contact metals were composed of 20 nm Ti and 100 nm of Au. No anneal was needed.

The final fabrication step was used to form interconnects between the MESFET and the photodiode. Since there is a considerable etch step ($> 6 \mu m$) that metal must straddle without breaking, we developed an intermediate step using polyimide to provide a smoothing section between the lower MESFET and upper photodiode regions of the device. 2 μm of Dupont PI-2545 polyimide was spin-cast on to the sample. The polyimide provided a continuous gentle ramping region at the etch step edge. Via holes through the polyimide were then made where connections were required using PMMA, EBL and a MF-319 etch. An interconnection mask was then defined using a bi-layer of PMMA and EBL, followed by evaporation of 300 nm Au and lift-off. Fig. 6a shows a micrograph of the completed circuit. The circuit diagram is shown in Fig. 6b.




Fig. 6. (a) An optical micrograph and (b) equivalent circuit diagram of an integrated photo-pixel device.

III. RESULTS AND DISCUSSION

For test purposes, each pixel has several test-point pads so that the MESFET and the photodiode could be independently

probed. These pads would not be present in a fully fabricated array. In each test pixel, there are five metal pads: P, N, Gate, Drain and Source. Note that in the complete circuit the nodes Drain and N are short-circuited by the metal interconnection.

An Agilent 4155C semiconductor analyzer was used to characterize the DC behavior of the MESFET. Fig. 7 shows the I-V characteristics of a typical fabricated MESFET with 3 μm gate length and 100 μm width. The transistor shows a maximum saturation current of approximately 18 mA for $V_{ds} > 1.5$ V with $V_{gs} = 0$ V. $V_{gs} = -3.5$ V is required to pinch-off the channel and turn off the transistor. The transconductance as a function of applied gate voltage is shown in Fig. 8 for several voltages applied between drain and source V_{ds} . The results are comparable to the previously published GaAs MESFET with similar gate length and channel doping level [26].

Since InSb MWIR detectors are generally zero biased or reverse biased with a small voltage, normally less than 300 mV, the MESFET will operate in the linear region when integrated with the photodiode. Fig. 8 also shows the drain-source resistance of the fabricated MESFET as a function of V_{gs} with $V_{ds} = 0.1$ V. The transistor shows an ON/OFF resistance ratio up to 10^6 with a resistance that varies from 50 Ω in the ON state to a maximum of approximately 50 M Ω in the OFF state. This large variation in transistor output resistance shows consistent results with the reported GaAs MESFET switching device used for an InGaAs detector array [27].




Fig. 7. The current-voltage ($I_{ds} - V_{ds}$) characteristics of the fabricated MESFET.




Fig. 8. The MESFET drain-source resistance and transconductance as a function of V_{gs} .




Fig. 9. The current–voltage characteristics of a photo-pixel device with a 45 μm diameter circular InSb photodiode.




Fig. 10. The relative spectral response of the photo-pixel device under various gate bias conditions.

I-V curves for the InSb non-equilibrium photodiode, by itself, at room temperature were obtained by measuring the current through the two pads labeled P and N in Fig. 6. As shown in Fig. 9 in the “PD only” curve, a circular InSb photodiode with 45 μm diameter shows a rectifying behavior. The high reverse leakage current is commonly observed in InSb detectors because of the large number of thermally excited carriers across the band gap that is only 0.17 eV. The zero bias “resistance.area” product (R_0A) is a known figure of merit for photodiodes, with a higher value indicating a better device. The R_0A product, with no MESFET in series, obtained in this study is $1.2 \times 10^{-3} \Omega \text{ cm}^2$. Previously published work on InSb photodiodes grown on GaAs substrates yielded values of $0.46 \times 10^{-3} \Omega \text{ cm}^2$ for a 30 μm diameter circular diode fabricated on an epi-structure without a barrier layer [28]. A higher value of $0.92 \times 10^{-3} \Omega \text{ cm}^2$ was reported for a 14.5 μm square diode fabricated on a structure where a barrier layer was introduced [29]. InSb photodiodes grown on InSb (100) substrate produced R_0A values, at room temperature of approximately $1 \times 10^{-3} \Omega \text{ cm}^2$ [30]. Thus, the performance of our InSb photodiode is comparable with results obtained from devices grown on InSb substrates and better than previously reported results for InSb PDs grown on GaAs substrates. The data also supports the choice of a p+ barrier between contact and absorption regions in the present work.

The complete photo-pixel device containing both the photodiode and the MESFET was characterized by measuring the current flow between the pad P and the MESFET source as

a function of the gate-source voltage, V_{gs} . The pad P of the MESFET was connected to signal ground which was 0 V, as shown in the inset circuit diagram of Fig. 9. The voltage labeled V_{source} was swept from 0.5 V to -0.5 V, with $V_{gs} = 0$ V using the Agilent 4155C semiconductor parameter analyzer. In forward bias, the MESFET dominates the I-V characteristic since the resistance of the photodiode is much smaller than that of the MESFET ON resistance that is approximately 50 Ω . However, when the pixel is reverse biased, the photodiode resistance is greater than the MESFET ON resistance and the pixel I-V characteristic follows the photodiode only I-V curve, showing a rectifying behavior. When V_{gs} is decreased so that the transistor turns off, the I-V characteristic, as can be seen in Fig. 9, shows a fall in the current as V_{source} is swept. A residual current of a few nanoAmps is measured. As observed from the characterization of the MESFET alone, a V_{gs} of -3.5 V is required to switch off the photo-pixel circuit.

Having satisfied ourselves that the MESFET was capable of turning off the pixel, we then measured the detected photo-response of the circuit under illumination. A Bruker Vertex 70 FTIR spectrometer was used to measure the relative photo-response of the photo-pixel device. The measurement was done at room temperature and standard atmosphere. Fig. 10 shows several scan results obtained from same photo-pixel device for various values of V_{gs} . No voltage was applied between pad P and the source of the transistor (zero bias). The spectra we obtained spanned the wavelength range from 1.3 μm to 6.7 μm . The photo-response was detected using a current preamplifier connected to the node V_{source} . The peak in the response was at 5.1 μm with a full width at half maximum (FWHM) of 2.6 μm , which is consistent with results from InSb photodiodes operating at room temperature [29]. The sudden drop of the curve at approximately 4.2 μm is because of the absorption caused by CO_2 in the atmosphere. The less obvious signal drop at 2.6 μm and 5.8 μm are attributed to water absorption. The measured photo-response decreases in amplitude as the V_{gs} of the MESFET is reduced. When approaching the pinch-off point of the MESFET, the photo-response is eliminated. As a result, the entire pixel is turned off and isolated. These results are consistent with the data that we took for the MESFET and the photodiode in isolation, with the transistor effectively controlling the flow of photo-generated carriers in the circuit.

IV. CONCLUSION

For the first time, a monolithically integrated active photo-pixel for use in the MWIR has been demonstrated. The device hybridizes an InSb photodiode that is sensitive in the MWIR with a GaAs MESFET. The device that we present is based on the heterogeneous growth of GaAs MESFET and InSb photodiode device layers on a SI GaAs substrate. Successive process steps permit independent fabrication of the two devices side-by-side on the surface of the sample, and their interconnection, to form a complete pixel circuit. In order to make this device integration possible we developed a number of new processing steps, including a low temperature Ohmic

contact process to the GaAs MESFET so that no damage was observed in the InSb device layers.

The MESFET showed excellent switching behavior with an ON resistance of as little as 50 Ω and an ON/OFF resistance ratio of 10^6 . The photodiode showed typical sensitivity for an InSb device in the 1.3 μm to 6.7 μm wavelength range, with the absorption spectra for atmospheric CO₂ and H₂O clearly visible at room temperature. These characteristics were demonstrated in the completed pixel circuit.


Using a device such as the new photo-pixel that has been demonstrated in this work we anticipate that it will be possible to fabricate large scalable focal plane arrays without the need for flip-chip bonding to a ROIC. Future work will enable the demonstration of a working array and circuit, and investigate the industrial feasibility of the technique, with particular attention to power budget and costs. The SI GaAs substrate method used in this work is suitable for the growth of a number of III-V materials with mid-IR detecting capabilities, therefore alternative semiconductor layer structures could also be investigated for use at room temperature or below.

ACKNOWLEDGMENT


The authors would like to acknowledge the funding support provide by EPSRC (Grant No. EP/J018678/1 and EP/M01326X/1). The authors also wish to thank all the staff of James Watt Nanofabrication Centre (JWNC) at University of Glasgow for their assistance.

REFERENCE

- [1] A. Krier, *Mid-infrared semiconductor optoelectronics*. London: Springer, 2006.
- [2] T. Ashley, A. Dean, C. Elliott, A. Johnson, G. Pryce, A. White and C. Whitehouse, "A heterojunction minority carrier barrier for InSb devices", *Semicond. Sci. Technol.*, vol. 8, no. 1, pp. S386-S389, 1993.
- [3] H. Shao, W. Li, A. Torfi, D. Moscicka and W. Wang, "Room-temperature InAsSb photovoltaic detectors for mid-infrared applications", *IEEE Photonics Technology Letters*, vol. 18, no. 16, pp. 1756-1758, 2006.
- [4] N. Gautam, S. Myers, A. Barve, B. Klein, E. Smith, D. Rhiger, H. Kim, Z. Tian and S. Krishna, "Barrier Engineered Infrared Photodetectors Based on Type-II InAs/GaSb Strained Layer Superlattices", *IEEE J. Quantum Electron.*, vol. 49, no. 2, pp. 211-217, 2013.
- [5] H. Cheng, B. Choubey and S. Collins, "An Integrating Wide Dynamic-Range Image Sensor With a Logarithmic Response", *IEEE Trans. Electron Devices*, vol. 56, no. 11, pp. 2423-2428, 2009.
- [6] A. Rogalski, *Infrared detectors*. Amsterdam: Gordon & Breach, 2000.
- [7] J. Jiang, S. Tsao, T. O'Sullivan, M. Razeghi and G. Brown, "Fabrication of indium bumps for hybrid infrared focal plane array applications", *Infrared Physics & Technology*, vol. 45, no. 2, pp. 143-151, 2004.
- [8] A. Craig, A. Marshall, Z. Tian, S. Krishna and A. Krier, "Mid-infrared InAs_{0.79}Sb_{0.21}-based nBn photodetectors with Al_{0.9}Ga_{0.2}As_{0.1}Sb_{0.9} barrier layers, and comparisons with InAs_{0.87}Sb_{0.13} p-i-n diodes, both grown on GaAs using interfacial misfit arrays", *Applied Physics Letters*, vol. 103, no. 25, p. 253502, 2013.
- [9] E. Camargo, K. Ueno, Y. Kawakami, Y. Moriyasu, K. Nagase, M. Satou, H. Endo, K. Ishibashi and N. Kuze, "Miniaturized InSb photovoltaic infrared sensor operating at room temperature", *Optical Engineering*, vol. 47, no. 1, p. 014402, 2008.
- [10] E. Plis, J. Rodriguez, G. Balakrishnan, Y. Sharma, H. Kim, T. Rotter and S. Krishna, "Mid-infrared InAs/GaSb strained layer superlattice detectors with nBn design grown on a GaAs substrate", *Semicond. Sci. Technol.*, vol. 25, no. 8, p. 085010, 2010.
- [11] Datta, S.; Ashley, T.; Brask, J.; Buckle, L.; Doczy, M.; Emeny, M.; Hayes, D.; Hilton, K.; Jefferies, R.; Martin, T.; Phillips, T.J.; Wallis, D.; Wilding, P.; Chau, R., "85nm gate length enhancement and depletion mode InSb quantum well transistors for ultra high speed and very low power digital logic applications," *Electron Devices Meeting, 2005. IEDM Technical Digest.*, vol., no., pp.763,766, 5-5 Dec. 2005.
- [12] W. Dobbelaere, W. de Raedt, J. de Boeck, R. Mertens and G. Borghs, "Monolithic integration of InAs photodiode and GaAs MESFET", *Electron. Lett.*, vol. 28, no. 4, p. 372, 1992.
- [13] T. Egawa, T. Jimbo and M. Umeno, "Monolithic integration of AlGaAs/GaAs MQW laser diode and GaAs MESFET grown on Si using selective regrowth", *IEEE Photonics Technology Letters*, vol. 4, no. 6, pp. 612-614, 1992.
- [14] R. Vasquez, "XPS study of interface formation of CVD SiO₂ on InSb", *J. Vac. Sci. Technol.*, vol. 19, no. 3, p. 431, 1981.
- [15] C. Vineis, C. Wang and K. Jensen, "In-situ reflectance monitoring of GaSb substrate oxide desorption", *Journal of Crystal Growth*, vol. 225, no. 2-4, pp. 420-425, 2001.
- [16] T. Ashley, A. Dean, C. Elliott, C. McConville, G. Pryce and C. Whitehouse, "Ambient temperature diodes and field-effect transistors in InSb/In_{1-x}Al_xSb", *Applied Physics Letters*, vol. 59, no. 14, pp. 1761-1763, 1991.
- [17] X. Weng, N. Rudawski, P. Wang, R. Goldman, D. Partin and J. Heremans, "Effects of buffer layers on the structural and electronic properties of InSb films", *J. Appl. Phys.*, vol. 97, no. 4, p. 043713, 2005.
- [18] M. Heiblum, M. Nathan and C. Chang, "Characteristics of AuGeNi ohmic contacts to GaAs", *Solid-State Electronics*, vol. 25, no. 3, pp. 185-195, 1982.
- [19] K. Prasad and Y. He, "Comparative studies on Al-Ge-Ni and Al-Sn-Ni ohmic contacts to n-type GaAs", *Materials Letters*, vol. 28, no. 4-6, pp. 409-411, 1996.
- [20] M. Aboelfotoh, C. Lin and J. Woodall, "Novel low-resistance ohmic contact to n-type GaAs using Cu₃Ge", *Applied Physics Letters*, vol. 65, no. 25, p. 3245, 1994.
- [21] M. Lovejoy, "Low resistivity ohmic contacts to moderately doped n-GaAs with low-temperature processing", *Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films*, vol. 13, no. 3, p. 758, 1995.
- [22] L. Wang, P. Hao and B. Wu, "Low-temperature-processed (150-175 °C) Ge/Pd-based Ohmic contacts ($\rho_c=1\times10^{-6}$ Ω cm²) to n-GaAs", *Applied Physics Letters*, vol. 67, no. 4, p. 509, 1995.
- [23] P. Chang, A. Baca, N. Li, X. Xie, H. Hou and E. Armour, "InGaP/InGaAsN/GaAs NpN double-heterojunction bipolar transistor", *Applied Physics Letters*, vol. 76, no. 16, p. 2262, 2000.
- [24] D. Shahrjerdi, S. Bedell, C. Ebert, C. Bayram, B. Hekmatshoar, K. Fogel, P. Lauro, M. Gaynes, T. Gokmen, J. Ott and D. Sadana, "High-efficiency thin-film InGaP/InGaAs/Ge tandem solar cells enabled by controlled spalling technology", *Applied Physics Letters*, vol. 100, no. 5, p. 053901, 2012.
- [25] J. Klootwijk and C. Timmering, "Merits and limitations of circular TLM structures for contact resistance determination for novel III-V HBTs", *Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516)*, 2004.
- [26] H. Choi, G. Turner and Bor-Yeu Tsaur, "Monolithic integration of Si MOSFET's and GaAs MESFET's", *IEEE Electron Device Lett.*, vol. 7, no. 4, pp. 241-243, 1986.
- [27] Y. Lui, S. Forrest, G. Tangonan, R. Jullens, R. Loo, V. Jones, D. Persechini, J. Pikulski and M. Johnson, "Very-high-bandwidth In_{0.53}Ga_{0.47}As p-i-n detector arrays", *IEEE Photonics Technology Letters*, vol. 3, no. 10, pp. 931-933, 1991.
- [28] I. Kimukin, N. Biyikli and E. Ozbay, "InSb high-speed photodetectors grown on GaAs substrate", *J. Appl. Phys.*, vol. 94, no. 8, p. 5414, 2003.
- [29] K. Ueno, E. Camargo, T. Katsumata, H. Goto, N. Kuze, Y. Kangawa and K. Kakimoto, "InSb Mid-Infrared Photon Detector for Room Temperature Operation", *Jpn. J. Appl. Phys.*, vol. 52, no. 9, p. 092202, 2013.
- [30] T. Ashley, I. Baker, T. Burke, D. Dutton, J. Haigh, L. Hipwood, R. Jefferies, A. Johnson, P. Knowles and J. Chris Little, "InSb focal plane array (FPAs) grown by molecular beam epitaxy (MBE)", *Proc. SPIE 4028, Infrared Detectors and Focal Plane Arrays VI*, 398, 2000.



Chengzhi Xie received the B.Eng. degree from the College of Precision Instrument & Opto-electronics Engineering, Tianjin University, Tianjin, China, in 2012. He is currently pursuing the Ph.D. degree with the University of Glasgow, Glasgow, U.K., focusing on the integration of antimonide-based detectors and GaAs readout circuits for the implementation of new type of monolithic MWIR image sensor.



Vincenzo Pusino received the M.Sc. degree in electronics and electrical engineering from the University of Pavia, Pavia, Italy, in 2008, and the Ph.D. degree from the School of Engineering, University of Glasgow, Glasgow, U.K, in 2014. He is currently a Research Assistant at the University of Glasgow. His research interests include mid-IR imaging, III-V semiconductors, semiconductor mode-locked lasers and integrated nonlinear optics.



Ata Khalid received his PhD from Kings College London in electronic device engineering in 2000. He worked several years in Kings to develop transparent and opaque Ohmic contacts for compound semiconductors devices like HBTs and HEMTs as well as MMIC design and fabrication technology. In 2004 he moved to school of engineering at University of Glasgow to develop solid state THz radiation source technology based on planar Gunn and resonant tunnelling diodes. He is member of IEEE and Institute of Physics (IOP)



Matthew Steer received a B.Sc. degree in Physics and Ph.D. from the University of Sheffield, UK. He is currently a Research Associate at the University of Glasgow working on Molecular Beam Epitaxy of III-V semiconductor materials for Gas Sensing applications. His research interests include Molecular Beam Epitaxy of III-V semiconductors, in particular Antimonide based materials for the emission and detection of mid infrared radiation, III-V quantum dot intermediate band solar cells and quantum cascade lasers.



Marc Sorel received the Electronics Engineering and the Ph.D. degrees from the University of Pavia, Pavia, Italy, in 1995 and 1999, respectively. In 1998, he joined the Optoelectronics Group, University of Glasgow, U.K., where he holds a Senior Lectureship position. His research interests include semiconductor technologies for monolithic and hybrid integration.



Iain G. Thayne (B.Sc., Ph.D., Glasgow) was appointed as Professor of Ultrafast Systems at Glasgow University, in 2003. During his 20-year research career, he has published over 190 journal and conference papers, to date, in the areas of high-speed transistor technology, MMIC realization, and planar antennas. His current research interests are in compound semiconductor MOSFETs for digital and RF/mixed signal applications and short gate length HEMTs and MMICs for millimeter-wave imaging and ultralow power distributed sensor network applications.



David R. S. Cumming (B.Eng. Glasgow, Ph.D. Cambridge) is the Professor of Electronic Systems at Glasgow University where he is the Research Dean and leads the Microsystem Technology group. He works on sensor systems and technologies for biomedical and imaging applications. He is a founder Mode Diagnostics and worked for Ion Torrent that commercialised his CMOS sensor technology for use in gene sequencing. He is FRSE, FIEEE and FIET, and holds a Royal Society Wolfson Merit Award.