Browse by Research Project Code

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0

Badami, O., Medina-Bailon, C., Berrada, S., Carrillo-Nunez, H., Lee, J., Georgiev, V. and Asenov, A. (2019) Comprehensive study of cross-section dependent effective masses for silicon based gate-all-around transistors. Applied Sciences, 9(9), 1895. (doi:10.3390/app9091895)

Duan, M. , Navarro, C., Cheng, B., Adamu-Lema, F., Wang, X., Georgiev, V.P. , Gamiz, F., Millar, C. and Asenov, A. (2019) Thorough understanding of retention time of Z2FET memory operation. IEEE Transactions on Electron Devices, 66(1), pp. 383-388. (doi:10.1109/TED.2018.2877977)

Medina Bailon, C., Sampedro, C., Padilla, J.L., Godoy, A., Donetti, L., Gamiz, F. and Asenov, A. (2018) MS-EMC vs. NEGF: A comparative study accounting for transport quantum corrections. In: 2018 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), Granada, Spain, 19-21 Mar 2018, ISBN 9781538648124 (doi:10.1109/ULIS.2018.8354758)

Cristoloveanu, S. et al. (2018) A review of the Z²-FET 1T-DRAM memory: operation mechanisms and key parameters. Solid-State Electronics, 143, pp. 10-19. (doi:10.1016/j.sse.2017.11.012)

Adamu-Lema, F., Duan, M. , Navarro, C., Georgiev, V. , Cheng, B., Wang, X., Millar, C., Gamiz, F. and Asenov, A. (2017) Simulation Based DC and Dynamic Behaviour Characterization of Z2FET. In: SISPAD 2017: International Conference on Simulation of Semiconductor Processes and Devices, Kamakura, Japan, 7-9 Sept 2017, pp. 317-320. (doi:10.23919/SISPAD.2017.8085328)

Duan, M. , Adamu-Lema, F., Cheng, B., Navarro, C., Wang, X., Georgiev, V.P. , Gamiz, F., Millar, C. and Asenov, A. (2017) 2D-TCAD Simulation on Retention Time of Z2FET for DRAM Application. In: SISPAD 2017: International Conference on Simulation of Semiconductor Processes and Devices, Kamakura, Japan, 7-9 Sept 2017, pp. 325-328. (doi:10.23919/SISPAD.2017.8085330)

Medina-Bailon, C., Sadi, T., Sampedro, C., Padilla, J.L., Godoy, A., Donetti, L., Georgiev, V. , Gamiz, F. and Asenov, A. (2017) Assessment of Gate Leakage Mechanism Utilizing Multi-Subband Ensemble Monte Carlo. In: 2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), Athens, Greece, 03-05 Apr 2017, pp. 144-147. ISBN 9781509053148 (doi:10.1109/ULIS.2017.7962585)

This list was generated on Fri Dec 6 14:04:55 2019 GMT.