Real-time control systems design using a high speed rapid response systolic array

Rogers, E. and Li, Y. (1990) Real-time control systems design using a high speed rapid response systolic array. In: IEEE Decision and Control, 1990, Honolulu, HI, USA, 5-7 Dec 1990, pp. 947-949. (doi: 10.1109/CDC.1990.203730)

Full text not currently available from Enlighten.

Publisher's URL: http://dx.doi.org/10.1109/CDC.1990.203730

Abstract

Systolic wavefront array architectures for real-time digital control system design are considered. Described is the development of word-level systolic and and wavefront architectures for recursive filtering and on-line feedback control schemes. Each of these arrays uses only one type of cell and has the same array configuration. These offer a word-level shortest processing delay (or system latency) of one cycle, while retaining a very high throughput rate, and hence are applicable to real-time feedback control engineering problems.

Item Type:Conference Proceedings
Status:Published
Refereed:Yes
Glasgow Author(s) Enlighten ID:Li, Professor Yun
Authors: Rogers, E., and Li, Y.
Subjects:T Technology > TK Electrical engineering. Electronics Nuclear engineering
College/School:College of Science and Engineering > School of Engineering > Systems Power and Energy

University Staff: Request a correction | Enlighten Editors: Update this record