Toward a more accurate understanding of the limits of the TLS execution paradigm

Ioannou, N., Singer, J. , Khan, S., Xekalakis, P., Yiapanis, P., Pocock, A., Brown, G., Lujan, M., Watson, I. and Cintra, M. (2010) Toward a more accurate understanding of the limits of the TLS execution paradigm. In: IEEE International Symposium on Workload Characterization, pp. 1-12. (doi: 10.1109/IISWC.2010.5649169)

Abstract

Thread-Level Speculation (TLS) facilitates the extraction of parallel threads from sequential applications. Most prior work has focused on developing the compiler and architecture for this execution paradigm. Such studies often narrowly concentrated on a specific design point. On the other hand, other studies have attempted to assess how well TLS performs if some architectural/ compiler constraint is relaxed. Unfortunately, such previous studies have failed to truly assess TLS performance potential, because they have been bound to some specific TLS architecture and have ignored one or another important TLS design choice, such as support for out-of-order task spawn or support for intermediate checkpointing. In this paper we attempt to remedy some of the shortcomings of previous TLS limit studies. To this end a characterization approach is pursued that is, as much as possible, independent of specific architecture configurations. High-level TLS architectural support is explored in one common framework. In this way, a more accurate upper-bound on the performance potential of the TLS execution paradigm is obtained (as opposed to some particular architecture design point) and, moreover, relative performance gains can be related to specific high-level architectural support. Finally, in the spirit of performing a comprehensive study, applications from a variety of domains and programming styles are evaluated. Experimental results suggest that TLS performance varies significantly depending on the features provided by the architecture. Additionally, the performance of these systems is not only hindered by data dependences, but also by load imbalance and limited coverage.

• Item Type: Conference Proceedings
• Status: Published
• Refereed: Yes
• Glasgow Author(s) Enlighten ID: Singer, Dr Jeremy
• Authors: Ioannou, N., Singer, J., Khan, S., Xekalakis, P., Yiapanis, P., Pocock, A., Brown, G., Lujan, M., Watson, I., and Cintra, M.
• Subjects: Q Science > QA Mathematics > QA75 Electronic computers. Computer science
• College/School: College of Science and Engineering > School of Computing Science
• Research Group: ENDS
• Copyright Holders: IEEE