Communication modelling of the spidergon NoC with virtual channels

Moadeli, M., Shahrabi, A., Vanderbauwhede, W. and Ould-Khaoua, M. (2007) Communication modelling of the spidergon NoC with virtual channels. In: 2007 International Conference on Parallel Processing (ICPP 2007), 10-14 Sept. 2007, Xi'an, China. IEEE Computer Society: Piscataway, N.J., USA, p. 76. ISBN 9780769529332 (doi:10.1109/ICPP.2007.28)

Full text not currently available from Enlighten.

Abstract

The spidergon scheme is a commercial NoC (Network On-Chip) proposed recently to address the demand for a fixed and optimized topology to realize cost effective multi-processor SoC (MPSoC) development. The increasing diversity of the applications quality of service requirements may, however, inhibit employing a particular architecture for a wide range of applications, unless the performance it delivers is improved. A traditional approach to enhance the performance of the interconnect networks has been employing the virtual channels. In this paper, we present an analytical model to evaluate the performance of the Spidergon NoC and to study the effect of employing virtual channels. Results obtained through simulation experiments show that the model exhibits a good degree of accuracy in predicting average message latency under various working conditions.

Item Type:Book Sections
Status:Published
Glasgow Author(s) Enlighten ID:Ould-Khaoua, Dr Mohamed and Moadeli, Mr Mahmoud and Vanderbauwhede, Professor Wim
Authors: Moadeli, M., Shahrabi, A., Vanderbauwhede, W., and Ould-Khaoua, M.
Subjects:Q Science > QA Mathematics > QA75 Electronic computers. Computer science
College/School:College of Science and Engineering > School of Computing Science
Publisher:IEEE Computer Society
ISSN:0190-3918
ISBN:9780769529332

University Staff: Request a correction | Enlighten Editors: Update this record

Project CodeAward NoProject NamePrincipal InvestigatorFunder's NameFunder RefLead Dept
389341A novel service-based system on a chip architecture using on chip networks with smart packets and dynamically reconfigurable logicWim VanderbauwhedeEngineering & Physical Sciences Research Council (EPSRC)GR/T03239/01COM - COMPUTING SCIENCE