A performance model of communication in the quarc NoC

Moadeli, M., Vanderbauwhede, W. and Shahrabi, A. (2008) A performance model of communication in the quarc NoC. In: 14th IEEE International Conference on Parallel and Distributed Systems, 2008. ICPADS '08., Melbourne, Australia, 8-10 Dec 2008, pp. 908-913. ISBN 9780769534343 (doi:10.1109/ICPADS.2008.54)

[img] Text
ID40023.pdf - Published Version


Publisher's URL: http://dx.doi.org/10.1109/ICPADS.2008.54


Networks on-chip (NoC) emerged as a promising communication medium for future MPSoC development. To serve this purpose, the NoCs have to be able to efficiently exchange all types of traffic including the collective communications at a reasonable cost. The Quarc NoC is introduced as a NOC which is highly efficient in performing collective communication operations such as broadcast and multicast. This paper presents an introduction to the Quarc scheme and an analytical model to compute the average message latency in the architecture. To validate the model we compare the model latency prediction against the results obtained from discrete-event simulations.

Item Type:Conference Proceedings
Additional Information:Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Glasgow Author(s) Enlighten ID:Vanderbauwhede, Professor Wim and Moadeli, Mr Mahmoud
Authors: Moadeli, M., Vanderbauwhede, W., and Shahrabi, A.
Subjects:Q Science > QA Mathematics > QA75 Electronic computers. Computer science
College/School:College of Science and Engineering > School of Computing Science
Publisher:IEEE Computer Society
Copyright Holders:Copyright © 2008 IEEE
First Published:First published in Proceedings of 14th IEEE International Conference on Parallel and Distributed Systems, 2008. ICPADS '08 : 908-913
Publisher Policy:Reproduced in accordance with the copyright policy of the publisher.

University Staff: Request a correction | Enlighten Editors: Update this record

Project CodeAward NoProject NamePrincipal InvestigatorFunder's NameFunder RefLead Dept
389341A novel service-based system on a chip architecture using on chip networks with smart packets and dynamically reconfigurable logicWim VanderbauwhedeEngineering & Physical Sciences Research Council (EPSRC)GR/T03239/01COM - COMPUTING SCIENCE