A type system for static typing of a domain-specific language

McKechnie, P.E., Lindop, N.A. and Vanderbauwhede, W.A. (2008) A type system for static typing of a domain-specific language. In: FPGA 2008 : Sixteenth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays : Monterey Beach Resort, Monterey, California, USA, February 24-26, 2008. American Heart Association: New York, USA, p. 258. ISBN 9781595939340 (doi:10.1145/1344671.1344712)

Full text not currently available from Enlighten.

Abstract

With the increase in system complexity, designers are increasingly using IP blocks as a means for filling the designer productivity gap. This has given rise to system level languages which connect IP blocks together. However, these languages have in general not been subject to formalisation. They are considered too trivial to justify the formalisation effort. Unfortunately, the lack of formality in these languages can give rise to errors that are not caught until late in the design cycle. We present a type system for static typing of such a system level language. We argue that the proposed type system will eliminate an important class of errors currently permitted by existing system level languages. A comparison is made against existing tools and we show that the type checker detects errors earlier in the design flow. This reduces synthesis iterations and decreases the time to market.

Item Type:Book Sections
Status:Published
Glasgow Author(s) Enlighten ID:Vanderbauwhede, Professor Wim
Authors: McKechnie, P.E., Lindop, N.A., and Vanderbauwhede, W.A.
Subjects:Q Science > QA Mathematics > QA75 Electronic computers. Computer science
College/School:College of Science and Engineering > School of Computing Science
Publisher:American Heart Association
ISBN:9781595939340

University Staff: Request a correction | Enlighten Editors: Update this record

Project CodeAward NoProject NamePrincipal InvestigatorFunder's NameFunder RefLead Dept
389341A novel service-based system on a chip architecture using on chip networks with smart packets and dynamically reconfigurable logicWim VanderbauwhedeEngineering & Physical Sciences Research Council (EPSRC)GR/T03239/01COM - COMPUTING SCIENCE