FPGA-accelerated information retrieval: high-efficiency document filtering

Vanderbauwhede, W. , Azzopardi, L. and Moadeli, M. (2009) FPGA-accelerated information retrieval: high-efficiency document filtering. In: Proceedings of 2009 International Conference on Field Programmable Logic and Applications, 2009, FPL, 2009. IEEE Computer Society: Piscataway, N.J., USA, pp. 417-422. ISBN 9781424438921 (doi:10.1109/FPL.2009.5272246)

[img] Text



Power consumption in data centres is a growing issue as the cost of the power for computation and cooling has become dominant. An emerging challenge is the development of ldquoenvironmentally friendlyrdquo systems. In this paper we present a novel application of FPGAs for the acceleration of information retrieval algorithms, specifically, filtering streams/collections of documents against topic profiles. Our results show that FPGA acceleration can result in speed-ups of up to a factor 20 for large profiles.

Item Type:Book Sections
Additional Information:Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.
Glasgow Author(s) Enlighten ID:Azzopardi, Dr Leif and Moadeli, Mr Mahmoud and Vanderbauwhede, Professor Wim
Authors: Vanderbauwhede, W., Azzopardi, L., and Moadeli, M.
College/School:College of Science and Engineering > School of Computing Science
Publisher:IEEE Computer Society
Copyright Holders:Copyright © 2009, IEEE.
First Published:First published in Proceedings of 2009 International Conference on Field Programmable Logic and Applications, 2009, FPL, 2009
Publisher Policy:Reproduced in accordance with the copyright policy of the publisher.

University Staff: Request a correction | Enlighten Editors: Update this record

Project CodeAward NoProject NamePrincipal InvestigatorFunder's NameFunder RefLead Dept
389341A novel service-based system on a chip architecture using on chip networks with smart packets and dynamically reconfigurable logicWim VanderbauwhedeEngineering & Physical Sciences Research Council (EPSRC)GR/T03239/01Computing Science