Communication modeling of multicast in all-port wormhole-routed NoCs

Moadeli, M. and Vanderbauwhede, W. (2010) Communication modeling of multicast in all-port wormhole-routed NoCs. Journal of Systems and Software, 83(8), pp. 1327-1336. (doi:10.1016/j.jss.2010.01.016)

Full text not currently available from Enlighten.


Multicast is one of the most frequently used collective communication operations in multi-core SoC platforms. Bus as the traditional interconnect architecture for SoC development has been highly efficient in delivering multicast messages. Since the bus is non-scalable, it can not address the bandwidth requirements of the large SoCs. The networks on-chip (NoCs) emerged as a scalable alternative to address the increasing communication demands of such systems. However, due to its hop-to-hop communication, the NoCs may not be able to deliver multicast operations as efficiently as buses do. Adopting multi-port routers has been an approach to improve the performance of the multicast operations in interconnection networks. This paper presents a novel analytical model to compute communication latency of the multicast operation in wormhole-routed interconnection networks employing asynchronous multi-port routers scheme. The model is applied to the Quarc NoC and its validity is verified by comparing the model predictions against the results obtained from a discrete-event simulator developed using OMNET++.

Item Type:Articles
Glasgow Author(s) Enlighten ID:Moadeli, Mr Mahmoud and Vanderbauwhede, Professor Wim
Authors: Moadeli, M., and Vanderbauwhede, W.
Subjects:Q Science > QA Mathematics > QA75 Electronic computers. Computer science
College/School:College of Science and Engineering > School of Computing Science
Journal Name:Journal of Systems and Software
Publisher:Elsevier Inc.
ISSN (Online):1873-1228
Published Online:20 January 2010

University Staff: Request a correction | Enlighten Editors: Update this record

Project CodeAward NoProject NamePrincipal InvestigatorFunder's NameFunder RefLead Dept
389341A novel service-based system on a chip architecture using on chip networks with smart packets and dynamically reconfigurable logicWim VanderbauwhedeEngineering & Physical Sciences Research Council (EPSRC)GR/T03239/01COM - COMPUTING SCIENCE