Simulation of implant free III-V MOSFETs for high performance low power Nano-CMOS applications

Asenov, A., Kalna, K., Thayne, I. and Hill, R. (2007) Simulation of implant free III-V MOSFETs for high performance low power Nano-CMOS applications. Microelectronic Engineering, 84, pp. 2398-2403. (doi: 10.1016/j.mee.2007.04.117)

Full text not currently available from Enlighten.


Item Type:Articles
Status:Published
Refereed:Yes
Glasgow Author(s) Enlighten ID:Thayne, Prof Iain and Asenov, Professor Asen and Kalna, Dr Karol
Authors: Asenov, A., Kalna, K., Thayne, I., and Hill, R.
College/School:College of Science and Engineering > School of Engineering > Electronics and Nanoscale Engineering
Journal Name:Microelectronic Engineering

University Staff: Request a correction | Enlighten Editors: Update this record