Cache-Aware Parallel Programming for Manycore Processors

Tousimojarad, A. and Vanderbauwhede, W. (2013) Cache-Aware Parallel Programming for Manycore Processors. In: 4th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART2013), Edinburgh, Scotland, 13-14 Jun 2013,

Abstract

With rapidly evolving technology, multicore and manycore processors have emerged as promising architectures to benefit from increasing transistor numbers. The transition towards these parallel architectures makes today an exciting time to investigate challenges in parallel computing. The TILEPro64 is a manycore accelerator, composed of 64 tiles interconnected via multiple 8x8 mesh networks. It contains per-tile caches and supports cache-coherent shared memory by default. In this paper we present a programming technique to take advantages of distributed caching facilities in manycore processors. However, unlike other work in this area, our approach does not use architecture-specific libraries. Instead, we provide the programmer with a novel technique on how to program future Non-Uniform Cache Architecture (NUCA) manycore systems, bearing in mind their caching organisation. We show that our localised programming approach can result in a significant improvement of the parallelisation efficiency (speed-up).

• Item Type: Conference Proceedings
• Status: Published
• Refereed: Yes
• Glasgow Author(s) Enlighten ID: Vanderbauwhede, Professor Wim and Tousimojarad, Dr Ashkan
• Authors: Tousimojarad, A., and Vanderbauwhede, W.
• College/School: College of Science and Engineering > School of Computing Science

Related URLs

• Organisation
• arXiv